Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Aleksandar D. Rakic

dblp:58/2406 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2000
0000-0002-4615-2240ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer networks
1 paper
Optical networks · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 50% Performance modeling and evaluation · 50%

Topics — the 1 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Optical networks › fiber optic local area network
fiber-optic bus network		 0.012000
High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system · DAC 2000

Methods — techniques the papers use, named apart from their topics

selection algorithm · 0.1high-level modeling · 0.1
YearPublicationVenuePosition
2000 High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system
abstract
We describe the first iteration of a comprehensive model with which we can investigate the practical limits on optical bus bandwidth and number of bus processing modules for given signal power. The selection algorithm will ultimately allow programmable evaluation of system parameters bus bandwidth, optical power budget, electrical power budget, number of modules and space consumption for an optimal design that is suited to on-the-fly system reconfiguration.
Vince E. Boros, Aleksandar D. Rakic, Sri Parameswaran
 DAC2