Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yan Cai 0002

dblp:60/3060-2 · DBLP profile ↗
← Back
8ranked-venue papers
6as first author
0since 2021 · last 2014
0000-0002-7823-1410ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 7 · 6 first-authorSystems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer networks
3 papers
Transport protocols and congestion control · 38% Internet architecture and protocols · 35% Network performance modeling · 12%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Interconnection networks and networks-on-chip · 62% Performance modeling and evaluation · 33% Embedded and real-time systems · 4%

Topics — the 11 heaviest of 11, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Interconnection networks and networks-on-chip › switch architecture
load-balancing switch
0.322014
A Study on the Performance of a Three-Stage Load-Balancing Switch · IEEE/ACM Trans. Netw. 2014
A Three-Stage Load-Balancing Switch · INFOCOM 2008
Transport protocols and congestion control › rate control
packet pacing
0.222011
Delaying Transmissions in Data Communication Networks to Improve Transport-Layer Performance · IEEE J. Sel. Areas Commun. 2011
A Practical On-line Pacing Scheme at Edges of Small Buffer Networks · INFOCOM 2010
Performance modeling and evaluation › network performance analysis
switch performance analysis
0.212014
A Study on the Performance of a Three-Stage Load-Balancing Switch · IEEE/ACM Trans. Netw. 2014
Internet architecture and protocols › buffer management
buffer sizing
0.112010
A Practical On-line Pacing Scheme at Edges of Small Buffer Networks · INFOCOM 2010
Internet architecture and protocols
traffic shaping
0.112010
A Practical On-line Pacing Scheme at Edges of Small Buffer Networks · INFOCOM 2010
Interconnection networks and networks-on-chip
switch architecture
0.112008
A Three-Stage Load-Balancing Switch · INFOCOM 2008
Routing and switching
packet switching
0.112014
A Study on the Performance of a Three-Stage Load-Balancing Switch · IEEE/ACM Trans. Netw. 2014
Network performance modeling › network calculus
delay bounds
0.012011
Delaying Transmissions in Data Communication Networks to Improve Transport-Layer Performance · IEEE J. Sel. Areas Commun. 2011
Network performance modeling › delay analysis
packet delay
0.012011
Delaying Transmissions in Data Communication Networks to Improve Transport-Layer Performance · IEEE J. Sel. Areas Commun. 2011
Optical networks › optical switching
optical packet switching
0.012010
A Practical On-line Pacing Scheme at Edges of Small Buffer Networks · INFOCOM 2010
Embedded and real-time systems › timing constraints
delay guarantee
0.012008
A Three-Stage Load-Balancing Switch · INFOCOM 2008

Methods — techniques the papers use, named apart from their topics

simulation · 0.6queueing analysis · 0.3throughput analysis · 0.1
YearPublicationVenuePosition
2014 A Study on the Performance of a Three-Stage Load-Balancing Switch
abstract
There has been a great deal of interest recently in load-balancing switches due to their simple architecture and high forwarding bandwidth. Nevertheless, the mis-sequencing problem of the original load-balancing switch hinders the performance of underlying TCP applications. Several load-balancing switch designs have been proposed to address this mis-sequencing issue. They solve this mis-sequencing problem at the cost of either algorithmic complexity or special hardware requirements. In this paper, we address the mis-sequencing problem by introducing a three-stage load-balancing switch architecture enhanced with an output load-balancing mechanism. This three-stage load-balancing switch achieves a high forwarding capacity while preserving the order of packets without the need of costly online scheduling algorithms. Theoretical analyses and simulation results show that this three-stage load-balancing switch provides a transmission delay that is upper-bounded by that of an output-queued switch plus a constant that depends only on the number of input/output ports, indicating the same forwarding capacity as an output-queued switch.
Yan Cai 0002, Weibo Gong, Don Towsley
IEEE/ACM Trans. Netw.1
2011 A Study of the Impact of Network Traffic Pacing from Network and End-User Perspectives
abstract
As the demand on the Internet bandwidth keeps increasing, all-optical network architectures emerge as a promising solution to high-speed telecommunication networks. However, the performance of optical routers/switches is sensitive to the statistics of Internet traffic due to their limited buffer size, which weakens the optical routers' capability of absorbing Internet traffic surges (known as burstiness), resulting in a high packet drop rate and, hence, lowering the quality of service. As a natural solution to the Internet traffic burstiness, pacing has long been studied and a variety of pacing techniques have been proposed in the literature. Nevertheless, the effect of pacing has not been conclusive. In this paper, we aim to answer the following questions: (1) in what situation pacing is beneficial, (2) does pacing harm short-lived flows, (3) does pacing affect the established fairness? We adopt in our simulation a newly proposed queue length-based pacing technique as a cure to the burstiness. The experimental results show that with appropriate parameter settings, pacing (1) significantly improves the performance of a moderately loaded small-buffer network, (2) brings little negative impact on short-lived flows in a nearly drop-free environment, and (3) is able to maintain the same fairness as achieved on the current Internet. These observations are of significant importance to a potentially wide adoption of small-buffer all-optical networks.
Yan Cai 0002, Y. Sinan Hanay, Tilman Wolf
ICCCN1
2011 Analysis of traffic correlation attacks on router queues
Yan Cai 0002, Patrick P. C. Lee, Weibo Gong, Don Towsley
Comput. Networks1
2011 Delaying Transmissions in Data Communication Networks to Improve Transport-Layer Performance
abstract
Packet losses in the network have a considerable performance impact on transport-layer throughput. For reliable data transfer, lost packets require retransmissions and thus cause very long delays. This tail of the packet delay distribution causes performance problems. There are several approaches to trading off networking resources up-front to reduce long delays for some packets (e.g., forward error correction, network coding). We propose packet pacing as an alternative that changes traffic characteristics favorably by adding intentional delay in packet transmissions. This intentional delay counters the principle of best effort but can reduce the burstiness of traffic and improve overall network operation - in particular in network with small packet buffers. As a result, pacing improves transport-layer performance, providing a tradeoff example where small amounts of additional delay can significantly increase connection bandwidth. We present a Queue Length Based Pacing (QLBP) algorithm that paces network traffic using a single queue and that can be implemented with small computational and memory overhead. We present a detailed analysis on delay bounds and the quantitative impact of QLBP pacing on network traffic. Through simulation, we show how the proposed pacing technique can improve connection throughput in small-buffer networks.
Yan Cai 0002, Tilman Wolf, Weibo Gong
IEEE J. Sel. Areas Commun.1
2011 On the resource utilization and traffic distribution of multipath transmission control
Bo Jiang 0003, Yan Cai 0002, Don Towsley
Perform. Evaluation2
2010 A Practical On-line Pacing Scheme at Edges of Small Buffer Networks
abstract
For the optical packet-switching routers to be widely deployed in the Internet, the size of packet buffers on routers has to be significantly small. Such small-buffer networks rely on traffic with low levels of burstiness to avoid buffer overflows and packet losses. We present a pacing system that proactively shapes traffic in the edge network to reduce burstiness. Our queue length based pacing uses an adaptive pacing on a single queue and paces traffic indiscriminately where deployed. In this work, we show through analysis and simulation that this pacing approach introduces a bounded delay and that it effectively reduces traffic burstiness. We also show that it can achieve higher throughput than end-system based pacing.
Yan Cai 0002, Bo Jiang 0003, Tilman Wolf, Weibo Gong
INFOCOM1
2009 Practical Packet Pacing in Small-Buffer Networks
abstract
The demand for more bandwidth has lead to proposals for an all-optical network core. Due to inherent constraints of optical technology, only routers with small packet buffers are feasible to be implemented. In order to ensure efficient operation of such small-buffer networks, it is necessary to ensure that traffic is less bursty than in conventional networks. We propose a novel packet pacing mechanism that can smooth traffic bursts. Our theoretical analysis shows that our pacing scheme can guarantee that queue length of routers is BIBO stable. Experimental results from our prototype implementation show the effectiveness of our pacer on in terms of reduced network congestion and improving network throughput.
Yan Cai 0002, Y. Sinan Hanay, Tilman Wolf
ICC1
2008 A Three-Stage Load-Balancing Switch
abstract
Recently there has been a great deal of interest in load-balancing switches due to their simple architecture and high bandwidth. In this paper we propose a three-stage load- balancing switch along with output load-balancing to address the mis-sequencing problem. We show that our proposed scheme provides a delay guarantee bounded by the delay of an OQ switch with the same input traffic plus a constant while achieving 100% throughput for admissible traffic with (sigma, rho) -upper constraint.
Yan Cai 0002, Sheng Xiao, Weibo Gong
INFOCOM2