Demo Data from EDBT 2026 / reviewers in the wild / expert
Yungseon Eo
dblp:62/82
· DBLP profile ↗
8ranked-venue papers
3as first author
0since 2021 · last 2012
0000-0003-3283-757XORCID · corroborated
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 8 · 3 first-author
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
5 papers |
Electronic design automation · 79% Integrated circuit design · 17% Interconnection networks and networks-on-chip · 4% |
Topics — the 10 heaviest of 11, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Electronic design automation
interconnect modeling |
0.2 | 4 | 2008 | Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008 A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004 Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Electronic design automation › signal integrity
signal integrity verification |
0.2 | 2 | 2012 | Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect Lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2012 Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Electronic design automation
hardware verification and test |
0.1 | 3 | 2004 | A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004 Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Electronic design automation › hardware verification and test
timing verification |
0.1 | 2 | 2004 | A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004 A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Integrated circuit design
analog and mixed-signal circuits |
0.1 | 1 | 2008 | Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008 |
Electronic design automation
circuit simulation |
0.1 | 1 | 2008 | Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008 |
Integrated circuit design › interconnect
crosstalk noise |
0.1 | 1 | 2008 | Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect Lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008 |
Electronic design automation › timing analysis
dynamic timing analysis |
0.0 | 1 | 2004 | A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switching · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004 |
Electronic design automation › signal integrity
crosstalk analysis |
0.0 | 1 | 2002 | Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line system · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Electronic design automation › timing analysis
interconnect delay estimation |
0.0 | 1 | 2002 | A traveling-wave-based waveform approximation technique for thetiming verification of single transmission lines · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2002 |
Methods — techniques the papers use, named apart from their topics
intersymbol interference analysis · 0.1analytical modeling · 0.1waveform approximation · 0.1transmission-line model · 0.1traveling-wave-based waveform approximation · 0.1effective capacitance and inductance · 0.0decoupling technique · 0.0SPICE simulation · 0.0three-pole approximation · 0.0HSPICE simulation · 0.0
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2012 | Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect LinesabstractIn this paper, a new efficient and accurate analytical eye-diagram determination technique for interconnect lines is presented. The simplest input test signal model for the intersymbol interference analysis of high-speed data links is mathematically formulated. Since input test patterns for eye boundaries are determined analytically, it is considered very convenient and efficient. The proposed technique shows excellent agreement with the SPICE-based simulation in both eye height and jitter, i.e., within 5% error for nondiscontinuous data paths and 10% error for discontinuous data paths. The method is much more computation-time-efficient than the pseudorandom bit sequence-based SPICE simulation in the order of magnitude. Dongchul Kim, Hyewon Kim, Yungseon Eo |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 3 |
| 2010 | Signal integrity verification of coupled interconnect lines using efficient eye-diagram determinationabstractAn efficient signal integrity verification method of coupled interconnect lines is presented. Two coupled lines are decoupled into isolated eigen modes. Then, bit blocks for coupled lines which are composed of the finite size of bits are represented with the fundamental modes. In addition, the crosstalk effects within the bit block are taken into account. Thereby, the crucial input bit patterns for the worst case eye-diagram determination are mathematically modeled, followed by analytical eye-diagram determination. It is shown that not only the proposed technique has excellent agreement with SPICE W-model-based simulation but also is it very computation-time-efficient, compared with SPICE simulation. Dongchul Kim, Hyewon Kim, Yungseon Eo |
ISCAS | 3 |
| 2008 | Analytical CAD Models for the Signal Transients and Crosstalk Noise of Inductance-Effect-Prominent Multicoupled RLC Interconnect LinesabstractAnalytical compact-form models for the signal transients and crosstalk noise of inductive-effect-prominent multicoupled lines are developed. Capacitive and inductive coupling effects are investigated and formulated in terms of the effective single-transmission-line model and effective transmission line parameters for fundamental switching modes. Arbitrary switching multicoupled lines are readily decomposed with the fundamental modes by using a symbolic operation, followed by the signal transients and crosstalk noise of multicoupled lines with the closed-form expressions that are derived by using a waveform approximation technique. It is shown that the models have excellent agreement with SPICE simulation. Yungseon Eo |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 2 |
| 2004 | A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switchingabstractIn today's high-speed/high-density very large scale integrated (VLSI) circuit designs with coupled interconnect lines, signal transients are strongly correlated with the input switching patterns. Signal-delay variations due to the input-switching patterns may be more than /spl plusmn/50% of the delay of an isolated single line. Thus, blind static timing-analysis techniques without consideration of the detailed switching effects may not be accurate enough to meet tight timing margins for today's deep submicron (DSM)-based VLSI circuits. In this paper, the signal-transient responses of multicoupled interconnect lines due to various input-switching patterns are analyzed in terms of the effective capacitances and effective inductances. Thereby, the critical delay line of multicoupled interconnect lines is decoupled into an effective single-isolated line. With the proposed novel decoupling technique for multicoupled interconnect lines, the accurate dynamic delay of strongly coupled interconnect lines can be readily determined with physical layout information. For example, in switching patterns, the paper shows that the signal delays calculated by using the effective single-line models have excellent agreement with SPICE simulations using the generic coupled interconnect circuit models. That is, the accuracy for both RC-dominant lines and RLC lines is within 10% error (but often within 5% error). Thus, without any significant modification of existing IC computer-aided design frameworks, the technique can be directly as well as usefully employed for accurate timing verification of DSM-based VLSI designs. Yungseon Eo, Seongkyun Shin, William R. Eisenstadt, Jongin Shim |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 1 |
| 2004 | Analytical models and algorithms for the efficient signal integrity verification of inductance-effect-prominent multicoupled VLSI circuit interconnectsabstractNovel signal integrity verification models and algorithms for inductance-effect- prominent RLC interconnect lines are developed by using a traveling-wave-based waveform approximation (TWA) technique. The multicoupled line responses are decoupled into the eigenmodes of the system in order to exploit the TWA technique. Then, the response signals are mathematically represented by the linear combination of each eigenmode response based on TWA, followed by reporting the signal integrity models and algorithms for the multicoupled lines. The signal integrity of VLSI circuit interconnects is complicatedly correlated with input signal switching-patterns, layout geometry, and termination conditions. It is shown that the technique can be efficiently employed for complicated multicoupled interconnect lines with various termination conditions and the signal transients based on the technique have excellent agreement with SPICE simulations. Thus, with the proposed technique, the switching-dependent signal delay, crosstalk, ringing, and glitches of the inductance-effect-prominent RLC interconnect lines can be accurately as well as efficiently determined. Seongkyun Shin, Yungseon Eo, William R. Eisenstadt, Jongin Shim |
IEEE Trans. Very Large Scale Integr. Syst. | 2 |
| 2002 | A traveling-wave-based waveform approximation technique for thetiming verification of single transmission linesabstractToday's high-speed very large scale integration interconnects are becoming inductively dominated (moderate Q) resistance-inductance-capacitance (RLC) transmission lines. The time-domain system responses of RLC interconnect lines driving load capacitances cannot be accurately represented by using a finite number of poles with exception for a particular case of RC-time-constant-dominant (low Q) RLC systems. In this paper, a new traveling-wave-based waveform approximation technique is presented. The method suggests that a steady-state traveling wave is approximately determined by a three-pole approximation technique. Then the time-domain response of the system can be accurately determined by using the traveling waves that are modeled by multiple reflections. The signal delay models of the RLC interconnect lines are derived as a closed form. The technique is verified by varying the source resistance, load impedance, and transmission line circuit model parameters of several RLC lines. The results show excellent agreement with HSPICE simulation results. That is, approximately 5% error in a 50% delay calculation can be achieved. Yungseon Eo, Jongin Shim, William R. Eisenstadt |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 1 |
| 2002 | Generalized traveling-wave-based waveform approximation technique for the efficient signal integrity verification of multicoupled transmission line systemabstractAs very large scale integration (VLSI) circuit speed rapidly increases, the inductive effects of interconnect lines strongly impact the signal integrity of a circuit. Since these inductive effects make the signal integrity problems much more serious as well as intricate, they become one of the critical issues in today's high-speed/high-density VLSI circuit design. In this paper, a generalized traveling-wave-based waveform approximation (TWA) technique is presented which can be accurately as well as efficiently employed for the signal integrity verification of the inductively dominated (moderate Q) multicoupled RLC transmission line system. The technique is composed of three steps. First, the signals in the multicoupled (n-coupled) transmission line system are decoupled into n-isolated eigen-modes (i.e., basis vectors). Next, the slow-transient low-frequency characteristics of the system response are determined, approximately, in the frequency-domain by using the dominant poles of the basis vectors. Finally, the fast-transient high-frequency characteristics of the system response are calculated in the time domain by using the traveling wave characteristics of the basis vectors. It is shown that the time-domain responses of the multicoupled RLC transmission line system can be accurately as well as efficiently modeled with the generalized TWA technique. Then, in inductance-dominant multicoupled interconnect networks, switching-dependent signal integrity, i.e., signal delay, crosstalk, ringing, and glitches are investigated extensively with the proposed technique. Yungseon Eo, Seongkyun Shin, William R. Eisenstadt, Jongin Shim |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 1 |
| 2001 | Fast and accurate quasi-three-dimensional capacitance determination of multilayer VLSI interconnectsabstractA new fast and accurate capacitance determination methodology for intricate multilayer VLSI interconnects is presented. Since a multilayer interconnect structure is too complicated to be directly tractable, it is simplified by investigating charge distributions within the system. The quasi-three-dimensional (3-D) capacitances of the structure are then determined by combining a set of solid-ground-based two-dimensional (2-D) capacitances and shielding effects that can be independently calculated from the simplified structure. The shielding effects due to the neighboring lines of a line can be analytically determined from the given layout dimensions. The solid-ground-based 2-D capacitances can also be quickly computed from the simplified structure. Thus, the proposed capacitance determination methodology is much more cost-efficient than conventional 3-D-based methods. It is shown that the calculated quasi-3-D capacitances have excellent agreement with 3-D field-solver-based results within 5% error. Woojin Jin, Yungseon Eo, William R. Eisenstadt, Jongin Shim |
IEEE Trans. Very Large Scale Integr. Syst. | 2 |