Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yu-Shan Pai

dblp:63/8693 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 2012
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Graphics, computer vision, multimedia, augmented reality and games · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer graphics and multimedia
1 paper
Image and video coding · 100%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Image and video coding
distributed video coding
0.112010
Fast decoding for LDPC based distributed video coding · ACM Multimedia 2010

Methods — techniques the papers use, named apart from their topics

parallel message-passing · 0.1GPGPU · 0.1CUDA · 0.1
YearPublicationVenuePosition
2012 High efficient distributed video coding with parallelized design for LDPCA decoding on CUDA based GPGPU
Yu-Shan Pai, Yun-Chung Shen, Ja-Ling Wu
J. Vis. Commun. Image Represent.1
2010 Fast decoding for LDPC based distributed video coding
abstract
Distributed video coding (DVC) is a new coding paradigm targeting applications with the need for low-complexity encoding at the cost of a higher decoding complexity. In the DVC architecture based on a feedback channel, the high decoding complexity is mainly due to the request-decode operation with repetitively fixed step size (induced by Slepian-Wolf decoding). In this paper, a parallel message-passing decoding algorithm for low density parity check (LDPC) syndrome is applied through Compute Unified Device Architecture (CUDA) based on General-Purpose Graphics Processing Unit (GPGPU). Furthermore, we propose an approach to reduce the number of requests dubbed as Ladder Request Step Size (LRSS) which leads to more speedup gain. Experimental results show that, through our work, significant speedup in decoding time is achieved with negligible loss in rate-distortion (RD) performance.
Yu-Shan Pai, Han-Ping Cheng, Yun-Chung Shen, Ja-Ling Wu
ACM Multimedia1