Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hohyun Shim

dblp:64/182 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2009
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer networks
2 papers
Internet of things and sensor networks · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Embedded and real-time systems · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Internet of things and sensor networks › wireless sensor network
duty cycling
0.122009
Estimating clock uncertainty for efficient duty-cycling in sensor networks · IEEE/ACM Trans. Netw. 2009
Estimating clock uncertainty for efficient duty-cycling in sensor networks · SenSys 2005
Internet of things and sensor networks
wireless sensor network
0.122009
Estimating clock uncertainty for efficient duty-cycling in sensor networks · IEEE/ACM Trans. Netw. 2009
Estimating clock uncertainty for efficient duty-cycling in sensor networks · SenSys 2005
Internet of things and sensor networks › energy efficiency
energy-efficient medium access control
0.112005
Estimating clock uncertainty for efficient duty-cycling in sensor networks · SenSys 2005
Internet of things and sensor networks
time synchronization
0.112005
Estimating clock uncertainty for efficient duty-cycling in sensor networks · SenSys 2005
Embedded and real-time systems
real-time scheduling
0.012009
Estimating clock uncertainty for efficient duty-cycling in sensor networks · IEEE/ACM Trans. Netw. 2009

Methods — techniques the papers use, named apart from their topics

clock uncertainty estimation · 0.2rate-adaptive synchronization · 0.1empirical measurement · 0.1
YearPublicationVenuePosition
2009 Estimating clock uncertainty for efficient duty-cycling in sensor networks
Saurabh Ganeriwal, Ilias Tsigkogiannis, Hohyun Shim, Vlasios Tsiatsis, Mani Srivastava 0001, Deepak Ganesan
IEEE/ACM Trans. Netw.3
2005 Estimating clock uncertainty for efficient duty-cycling in sensor networks
abstract
Radio duty cycling has received significant attention in sensor networking literature, particularly in the form of protocols for medium access control and topology management. While many protocols have claimed to achieve significant duty-cycling benefits in theory and simulation, these benefits have often not translated to practice. The dominant factor that prevents the optimal usage of the radio in real deployment settings is time uncertainty between sensor nodes. This paper proposes an uncertainty-driven approach to duty-cycling where a model of long-term clock drift is used to minimize the duty-cycling overhead. First, we use long-term empirical measurements to evaluate and analyze in-depth the interplay between three key parameters that influence long-term synchronization - synchronization rate, history of past synchronization beacons and the estimation scheme. Second, we use this measurement-based study to design a rate-adaptive, energy-efficient long-term time synchronization algorithm that can adapt to changing clock drift and environmental conditions while achieving application-specific precision with very high probability. Finally, we integrate our uncertainty-driven time synchronization scheme with a MAC layer protocol, BMAC, and empirically demonstrate one to two orders of magnitude reduction in the transmit energy consumption at a node with negligible impact on the packet loss rate.
Saurabh Ganeriwal, Deepak Ganesan, Hohyun Shim, Vlasios Tsiatsis, Mani Srivastava 0001
SenSys3