Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Irfan Waheed

dblp:64/9858 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
1since 2021 · last 2026
0009-0000-6172-8968ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 61% Reconfigurable computing and FPGAs · 30% Cloud and datacenter computing · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Reconfigurable computing and FPGAs
FPGA accelerator
1.012026
A Cloud-Native FPGA-Accelerated Framework and Methodology for Hardware Verification · FPGA 2026
Electronic design automation › hardware verification and test › functional verification
FPGA verification
1.012026
A Cloud-Native FPGA-Accelerated Framework and Methodology for Hardware Verification · FPGA 2026
Electronic design automation › hardware verification and test
hardware verification
1.012026
A Cloud-Native FPGA-Accelerated Framework and Methodology for Hardware Verification · FPGA 2026
Cloud and datacenter computing › cloud deployment
cloud FPGA deployment
0.312026
A Cloud-Native FPGA-Accelerated Framework and Methodology for Hardware Verification · FPGA 2026

Methods — techniques the papers use, named apart from their topics

cloud-native design · 1.0
YearPublicationVenuePosition
2026 A Cloud-Native FPGA-Accelerated Framework and Methodology for Hardware Verification
Irfan Waheed, Wajahat Riaz, Babar Sohail
FPGA1