Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

A. S. Mahmudul Hassan

dblp:65/4881 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1986
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware reliability and fault tolerance · 87% Interconnection networks and networks-on-chip · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance
fault-tolerant architecture
0.011986
A Fault-Tolerant Modular Architecture for Binary Trees · IEEE Trans. Computers 1986
Hardware reliability and fault tolerance › redundancy
modular redundancy
0.011986
A Fault-Tolerant Modular Architecture for Binary Trees · IEEE Trans. Computers 1986
Interconnection networks and networks-on-chip
network topology
0.011986
A Fault-Tolerant Modular Architecture for Binary Trees · IEEE Trans. Computers 1986
YearPublicationVenuePosition
1986 A Fault-Tolerant Modular Architecture for Binary Trees
abstract
A new modular, fault-tolerant scheme is proposed for the binary tree architecture. The approach uses redundant modular fault- tolerant building blocks to construct the complete binary tree. The restructuring operation is local to each faulty module. The proposed scheme is shown to be more reliable and easier to implement than the existing fault-tolerant schemes.
A. S. Mahmudul Hassan, Vinod K. Agarwal
IEEE Trans. Computers1