Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

David Decotigny

dblp:67/3480 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
1since 2021 · last 2022
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 1 · 1 since 2021Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer networks
1 paper
Datacenter networks · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Cloud and datacenter computing · 53% Embedded and real-time systems · 33% Memory systems · 14%

Topics — the 5 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › cache management
cache locking
0.012002
Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems · RTSS 2002
Embedded and real-time systems › real-time scheduling › worst-case analysis
cache-related preemption delay
0.012002
Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems · RTSS 2002
Embedded and real-time systems
real-time scheduling
0.012002
Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems · RTSS 2002
Embedded and real-time systems
worst-case execution time analysis
0.012002
Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems · RTSS 2002
Memory systems
cache management
0.012002
Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems · RTSS 2002

Methods — techniques the papers use, named apart from their topics

static cache analysis · 0.0low-complexity algorithm · 0.0
YearPublicationVenuePosition
2022 Aquila: A unified, low-latency fabric for datacenter networks
Dan Gibson, Hema Hariharan, Eric Lance, Moray McLaren, Behnam Montazeri, Hassan M. G. Wassel, Zhehua Wu, Sunghwan Yoo, Raghuraman Balasubramanian, Prashant Chandra, Michael Cutforth, Peter Cuy, David Decotigny, Rakesh Gautam, Alex Iriza, Milo M. K. Martin, Rick Roy, Zuowei Shen, Monica Wong-Chan, Joe Zbiciak, Amin Vahdat
NSDI15
2002 Low-Complexity Algorithms for Static Cache Locking in Multitasking Hard Real-Time Systems
abstract
Cache memories have been extensively used to bridge the gap between high speed processors and relatively slow main memories. However, they are a source of predictability problems because of their dynamic and adaptive behavior and thus need special attention to be used in hard-real time systems. A lot of progress has been achieved in the last ten years to statically predict the worst-case behavior of applications with respect to caches in order to determine safe and precise bounds on task worst-case execution times (WCETs) and cache-related preemption delays. An alternative approach to cope with caches in real-time systems is to statically lock their contents such that memory access times and cache-related preemption times are predictable. In this paper, we propose two low-complexity algorithms for selecting the contents of statically-locked caches. We evaluate their performances and compare them with those of a state of the art static cache analysis method.
Isabelle Puaut, David Decotigny
RTSS2