Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Victor Wen

dblp:69/448 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 2Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Interconnection networks and networks-on-chip · 39% Integrated circuit design · 30% Energy-efficient computing · 30%
Computer networks
1 paper
Internet of things and sensor networks · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › low-power circuit design
bus encoding
0.012004
Exploiting Prediction to Reduce Power on Buses · HPCA 2004
Interconnection networks and networks-on-chip › bus-based interconnection
on-chip bus
0.012004
Exploiting Prediction to Reduce Power on Buses · HPCA 2004
Energy-efficient computing › low-power design
power optimization
0.012004
Exploiting Prediction to Reduce Power on Buses · HPCA 2004
Internet of things and sensor networks
sensor network security
0.012001
SPINS: security protocols for sensor netowrks · MobiCom 2001
Interconnection networks and networks-on-chip
on-chip interconnect
0.012004
Exploiting Prediction to Reduce Power on Buses · HPCA 2004

Methods — techniques the papers use, named apart from their topics

dictionary-based encoding · 0.0SPICE simulation · 0.0protocol design · 0.0
YearPublicationVenuePosition
2004 Exploiting Prediction to Reduce Power on Buses
abstract
We investigate coding techniques to reduce the energy consumed by on-chip buses in a microprocessor. We explore several simple coding schemes and simulate them using a modified SimpleScalar simulator and SPEC benchmarks. We show an average of 35% savings in transitions on internal buses. To quantify actual power savings, we design a dictionary based encoder/decoder circuit in a 0.13 /spl mu/m process, extract it as a netlist, and simulate its behavior under SPICE. Utilizing a realistic wire model with repeaters, we show that we can break even at median wire length scales of less than 11.5 mm at 0.13 /spl mu/ and project a break-even point of 2.7 mm for a larger design at 0.07 /spl mu/.
Victor Wen, Mark Whitney, Yatish Patel, John Kubiatowicz
HPCA1
2002 SPINS: Security Protocols for Sensor Networks
Adrian Perrig, Robert Szewczyk, J. D. Tygar, Victor Wen, David E. Culler
Wirel. Networks4
2001 SPINS: security protocols for sensor netowrks
abstract
As sensor networks edge closer towards wide-spread deployment, security issues become a central concern. So far, much research has focused on making sensor networks feasible and useful, and has not concentrated on security.
Adrian Perrig, Robert Szewczyk, Victor Wen, David E. Culler, J. D. Tygar
MobiCom3