Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chang-Gyu Hwang

dblp:70/5188 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Applied, interdisciplinary, general and emerging computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 41% Storage systems · 32% Electronic design automation · 18%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Storage systems › flash and SSD › flash memory
NAND flash
0.012003
Nanotechnology enables a new memory growth model · Proc. IEEE 2003
Memory systems
non-volatile memory
0.012003
Nanotechnology enables a new memory growth model · Proc. IEEE 2003
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.011994
A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1994
Electronic design automation › technology computer-aided design
device simulation
0.011994
A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1994
Electronic design automation › technology computer-aided design
hydrodynamic simulation
0.011994
A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1994

Methods — techniques the papers use, named apart from their topics

scaling · 0.0multibit per cell · 0.0transient simulation · 0.0hydrodynamic model · 0.0discretization scheme · 0.0
YearPublicationVenuePosition
2003 Nanotechnology enables a new memory growth model
abstract
As we enter the nanotechnology era, a big shift in paradigm comes to the memory industry. The traditional computer industry for dynamic RAM is expected to mature its memory-bit consumption with a relatively low growth rate. Meanwhile, the memory consumption and high-density memory usage in mobile handsets and digital consumer applications will grow very fast. For these new applications, NAND Flash memory will be the key enabling technology and its easy scaling and multibit/cell capabilities require a new memory growth model. The well-known Moore's law still holds for most cases after the quarter-century history of the integrated circuit industry. However, the paradigm shift in the memory industry requires a new memory growth model: "a twofold increase per year in memory density." This paper will cover some details of recent memory technologies, application trends, and the proposed new memory growth model.
Chang-Gyu Hwang
Proc. IEEE1
1994 A time dependent hydrodynamic device simulator SNU-2D with new discretization scheme and algorithm
abstract
A two-dimensional device simulator SNU-2D based on the hydrodynamic model is developed for the simulation and analysis of submicron devices. The simulator has the capacity for both self-consistent steady-state and transient-state simulation. To obtain better convergence and numerical stability, we adopt an improved discretization scheme for the carrier energy flux equation and a new strategy for the transient simulation. In steady-state simulation the new discretization scheme shows a considerable improvement in convergence rate and numerical accuracy compared with the existing schemes. A transient simulation study is carried out on a deep submicron n-MOSFET used in the sense amplifier of SRAM cells to investigate the gate-switching characteristic. It is found that the behavior of carrier temperature is quasi-static during the switching time even for very fast switching speed, while the behavior of impact ionization under transient mode deviates from that under dc mode as the switching speed increases.>
Woo-Sung Choi 0002, Jae-Gyung Ahn, Young-June Park, Hong-Shick Min, Chang-Gyu Hwang
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.5