Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Binlin Guo

dblp:70/871 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits		 0.012003
A SC-based novel configurable analog cell · FPGA 2003
Integrated circuit design › analog and mixed-signal circuits › analog VLSI
field programmable analog array		 0.012003
A SC-based novel configurable analog cell · FPGA 2003

Methods — techniques the papers use, named apart from their topics

programmable switch blocks · 0.0programmable capacitor arrays · 0.0
YearPublicationVenuePosition
2003 A SC-based novel configurable analog cell
abstract
This paper presents a high performance Configurable Analog Cell (CAC) which is made up of a Basic Configurable Analog Cell (BCAC) and a digital converter block. The CAC can be used either for Field Programmable Analog Array (FPAA) or for Field Programmable Digital-Analog Mixed Array (FPMA). The BCAC include three innovative Programmable Switch Blocks (PSBs), three Programmable Capacitor Arrays (PCAs), and an amplifier. PSB and PCA can be programmed to generate many equivalent components. In addition, digital converter block is used for enhancing the function of CAC. The results of the configuration demonstrate that the CAC architecture can not only implement linear functions including gain amplifier, integrator, and filter, etc., but also realize complex nonlinear functions such as Voltage Control Oscillator (VCO), Analog-Digital Convertor (ADC), and so on. Compared with other architectures, the CAC architecture can offer substantially more analog functions.
Binlin Guo, Jiarong Tong
 FPGA1