Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Daniel B. Schwartz

dblp:74/2816 · DBLP profile ↗
← Back
6ranked-venue papers
5as first author
0since 2021 · last 1993
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 5 · 4 first-authorComputer networks · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer networks
2 papers
Network performance modeling · 36% Internet architecture and protocols · 29% Network optimization and economics · 18%
Computer architecture, parallel and distributed computing, and storage systems
3 papers
Integrated circuit design · 55% Hardware accelerators and domain-specific architectures · 26% Emerging computing paradigms · 19%

Topics — the 10 heaviest of 12, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Network performance modeling › delay analysis
queueing delay analysis
0.021993
ATM Scheduling with Queuing Delay Predictions · SIGCOMM 1993
ATM Scheduling with Queuing Dely Predictions · ICML 1993
Integrated circuit design
analog and mixed-signal circuits
0.021990
An Analog VLSI Splining Network · NIPS 1990
Adaptive Neural Networks Using MOS Charge Storage · NIPS 1988
Internet architecture and protocols › packet scheduling
cell scheduling
0.011993
ATM Scheduling with Queuing Delay Predictions · SIGCOMM 1993
Wireless networking › scheduling
quality-of-service scheduling
0.011993
ATM Scheduling with Queuing Delay Predictions · SIGCOMM 1993
Emerging computing paradigms
analog computing
0.011990
An Analog VLSI Splining Network · NIPS 1990
Integrated circuit design › analog and mixed-signal circuits
analog VLSI
0.011990
An Analog VLSI Splining Network · NIPS 1990
Hardware accelerators and domain-specific architectures › neural network hardware
analog neural network hardware
0.011988
Adaptive Neural Networks Using MOS Charge Storage · NIPS 1988
Hardware accelerators and domain-specific architectures › machine learning accelerator
neural network accelerator
0.011987
Microelectronic Implementations of Connectionist Neural Networks · NIPS 1987
Internet architecture and protocols
ATM networks
0.011993
ATM Scheduling with Queuing Delay Predictions · SIGCOMM 1993
Internet architecture and protocols › traffic management
traffic scheduling
0.011993
ATM Scheduling with Queuing Dely Predictions · ICML 1993

Methods — techniques the papers use, named apart from their topics

urgency scheduling · 0.0queueing theory · 0.0earliest deadline first · 0.0dynamic programming · 0.0delay prediction · 0.0MOS charge storage · 0.0analog VLSI · 0.0
YearPublicationVenuePosition
1993 ATM Scheduling with Queuing Dely Predictions
Daniel B. Schwartz
ICML1
1993 ATM Scheduling with Queuing Delay Predictions
abstract
Efficient utilization of cell switched networks supporting diverse applications will require service disciplines that are well designed for the particular quality of service constraints and traffic mix, a difficult task in view of the paucity of information about the expected traffic. We demonstrate the use of on-line dynamic programming in an adaptive cell scheduling mechanism that can easily be engineered to meet arbitrary quality of service constraints. When the objective is to minimize the total cell loss rate, our algorithm, urgency scheduling, compares favorably with the optimal earliest deadline first algorithm. For more complex quality of service constraints where optimal scheduling algorithms are unavailable, the simulations show urgency scheduling can provide significant increases in the usable bandwidth of a link. The learning techniques we develop are quite general and should be readily applicable to other network control problems.
Daniel B. Schwartz
SIGCOMM1
1990 An Analog VLSI Splining Network
Daniel B. Schwartz, Vijay K. Samalam
NIPS1
1990 Exhaustive Learning
abstract
Exhaustive exploration of an ensemble of networks is used to model learning and generalization in layered neural networks. A simple Boolean learning problem involving networks with binary weights is numerically solved to obtain the entropy Sm and the average generalization ability Gm as a function of the size m of the training set. Learning curves Gm vs m are shown to depend solely on the distribution of generalization abilities over the ensemble of networks. Such distribution is determined prior to learning, and provides a novel theoretical tool for the prediction of network performance on a specific task.
Daniel B. Schwartz, Vijay K. Samalam, Sara A. Solla, John S. Denker
Neural Comput.1
1988 Adaptive Neural Networks Using MOS Charge Storage
Daniel B. Schwartz, Richard E. Howard, Wayne E. Hubbard
NIPS1
1987 Microelectronic Implementations of Connectionist Neural Networks
Stuart Mackie, Hans Peter Graf, Daniel B. Schwartz, John S. Denker
NIPS3