Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

William Tsun-Yuk Hsu

dblp:77/3590 · DBLP profile ↗
← Back
7ranked-venue papers
4as first author
0since 2021 · last 1997
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 7 · 4 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Interconnection networks and networks-on-chip · 72% Electronic design automation · 15% Parallel and multicore computing · 9%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Interconnection networks and networks-on-chip › switching network › multistage interconnection network
combining network
0.011992
An Effective Synchronization Network for Hot-Spot Accesses · ACM Trans. Comput. Syst. 1992
Interconnection networks and networks-on-chip
network congestion
0.011992
An Effective Synchronization Network for Hot-Spot Accesses · ACM Trans. Comput. Syst. 1992
Electronic design automation › hardware test
fault localization
0.011985
Fault Location Techniques for Distributed Control Interconnection Networks · IEEE Trans. Computers 1985
Interconnection networks and networks-on-chip › switching network
multistage interconnection network
0.011985
Fault Location Techniques for Distributed Control Interconnection Networks · IEEE Trans. Computers 1985
Parallel and multicore computing › synchronization
shared memory synchronization
0.011992
An Effective Synchronization Network for Hot-Spot Accesses · ACM Trans. Comput. Syst. 1992
Electronic design automation › hardware verification and test
fault diagnosis
0.011985
Fault Location Techniques for Distributed Control Interconnection Networks · IEEE Trans. Computers 1985
Distributed systems
fault tolerance
0.011985
Fault Location Techniques for Distributed Control Interconnection Networks · IEEE Trans. Computers 1985

Methods — techniques the papers use, named apart from their topics

software combining · 0.0fast-finishing algorithms · 0.0distributed routing control · 0.0
YearPublicationVenuePosition
1997 Performance Evaluation of Wire-Limited Hierarchical Networks
William Tsun-Yuk Hsu, Pen-Chung Yew
J. Parallel Distributed Comput.1
1992 An Effective Synchronization Network for Hot-Spot Accesses
abstract
In large multiprocessor systems, fast synchronization is crucial for high performance. However, synchronization traffic tends to create “hot-spots” in shared memory and cause network congestion. Multistage shuffle-exchange networks have been proposed and built to handle synchronization traffic. Software combining schemes have also been proposed to relieve network congestion caused by hot-spots. However, multistage combining networks could be very expensive and software combining could be very slow. In this paper, we propose a single-stage combining network to handle synchronization traffic, which is separated from the regular memory traffic. A single-stage combining network has several advantages: (1) it is attractive from an implementation perspective because only one stage is needed(instead of log N stages); (2) Only one network is needed to handle both forward and returning requests; (3) combined requests are distributed evenly through the network—the wait buffer size is reduced; and (4) fast-finishing algorithms [30] can be used to shorten the network delay. Because of all these advantages, we show that a single-stage combining network gives good performance at a lower cost than a multistage combining network.
William Tsun-Yuk Hsu, Pen-Chung Yew
ACM Trans. Comput. Syst.1
1991 The Performance of Hierarchical Systems with Wiring Constraints
William Tsun-Yuk Hsu, Pen-Chung Yew
ICPP (1)1
1987 An Enhancement Scheme for Hypercube Interconnection Networks
William Tsun-Yuk Hsu, Chuanqi Zhu, Pen-Chung Yew
ICPP1
1987 An introduction to the multistage cube family of interconnection networks
Howard Jay Siegel, William Tsun-Yuk Hsu, Menkae Jeng
J. Supercomput.2
1985 Fault Location in Distributed Control Interconnection Networks
Nathaniel J. Davis IV, William Tsun-Yuk Hsu, Howard Jay Siegel
ICPP2
1985 Fault Location Techniques for Distributed Control Interconnection Networks
abstract
One class of networks suitable for use in parallel processing systems is the multistage cube network. The authors focus on fault location procedures suitable for use in networks that use distributed routing control through the use of routing tags and message transmission protocols. Faults occurring in the data lines can corrupt message routing tags transmitted over them and thereby cause misrouting of messages. Protocol lines (used in handshaking between network sources and destinations), if faulty, can prevent a message path from being established or can cause the path to `lock up' once transmission of data has begun. These faults have more pronounced effects on the network performance than faults previously considered for centralized routing control systems. The single-fault location procedures presented form a logical superset to those of the centralized control systems (where message routing is dictated by the actions of a global control unit) and can be adapted for use in both circuit and packet switching networks.
Nathaniel J. Davis IV, William Tsun-Yuk Hsu, Howard Jay Siegel
IEEE Trans. Computers2