Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Bruce Greer

dblp:79/3853 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 2001
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
High-performance computing · 68% Processor architecture and microarchitecture · 32%

Topics — the 9 heaviest of 10, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
instruction set architecture
0.012001
Scientific computing on the Itanium processor · SC 2001
High-performance computing › numerical linear algebra
linear algebra kernel
0.012001
Scientific computing on the Itanium processor · SC 2001
High-performance computing
scientific computing systems
0.012001
Scientific computing on the Itanium processor · SC 2001
Processor architecture and microarchitecture
instruction-level optimization
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997
High-performance computing › numerical linear algebra
matrix multiplication
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997
High-performance computing
performance optimization
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997
High-performance computing
scientific computing
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997
High-performance computing › cluster computing
commodity cluster
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997
High-performance computing
supercomputing
0.011997
High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS · SC 1997

Methods — techniques the papers use, named apart from their topics

performance modeling · 0.0LINPACK · 0.0DGEMM optimization · 0.0
YearPublicationVenuePosition
2001 Scientific computing on the Itanium processor
abstract
The 64-bit Intel® Itanium™ architecture is designed for high-performance scientific and enterprise computing, and the Itanium processor is its first silicon implementation. Features such as extensive arithmetic support, predication, speculation, and explicit parallelism can be used to provide a sound infrastructure for supercomputing. A large number of high-performance computer companies are offering Itanium™-based systems, some capable of peak performance exceeding 50 GFLOPS. In this paper we give an overview of the most relevant architectural features and provide illustrations of how these features are used in both low-level and high-level support for scientific and engineering computing, including transcendental functions and linear algebra kernels.
Bruce Greer, John Harrison 0001, Greg Henry, Wei Wayne Li, Ping Tak Peter Tang
SC1
1997 High Performance Software on Intel Pentium Pro Processors or Micro-Ops to TeraFLOPS
abstract
This paper gives a technical discussion of the Intel Pentium® Pro processor and optimization strategies used to achieve high performance on scientific applications. We demonstrate these optimizations by characterizing matrix multiplication (DGEMM). We give insight and a model into our efforts on obtaining the world's first TeraFLOP MP LINPACK run (on the Intel ASCI Option Red Supercomputer), based on Pentium Pro processor technology. The importance of this paper is carried by the increasing trend of commodity parts in the supercomputing arena.
Bruce Greer, Greg Henry
SC1