Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Weiguang Lu

dblp:79/9240 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2011
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 50% Authentication and access control · 50%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Reconfigurable computing and FPGAs · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › integrated circuit security
FPGA bitstream security		 0.112011
Authenticated encryption for FPGA bitstreams · FPGA 2011
Authentication and access control › authentication
message authentication		 0.112011
Authenticated encryption for FPGA bitstreams · FPGA 2011
Reconfigurable computing and FPGAs
FPGA configuration		 0.012011
Authenticated encryption for FPGA bitstreams · FPGA 2011

Methods — techniques the papers use, named apart from their topics

bitstream encryption · 0.2SHA HMAC · 0.2
YearPublicationVenuePosition
2011 Authenticated encryption for FPGA bitstreams
abstract
FPGA bitstream encryption blocks theft of the design in the FPGA bitstream by preventing unauthorized copy and reverse engineering. By itself, encryption does not protect against tampering with the bitstream, so without additional capabilities, bitstream encryption cannot prevent the FPGA from executing an unauthorized bitstream. An unauthorized bitstream might be generated by trial and error to cause the FPGA to leak confidential data, including the decrypted bitstream. Strong authentication detects tampering with the bitstream, providing a root of trust that enables applications that require protection of sensitive data in a hostile environment. This paper describes the SHA HMAC-based bitstream authentication algorithm and protocol in Virtex-6 FPGAs and shows how they are integrated in the bitstream.
Steven Trimberger, Weiguang Lu
 FPGA3