Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Kwok W. Wu

dblp:80/5693 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 1993
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 100%
Theoretical computer science
1 paper
Algorithms and data structures · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
design data management
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation
physical design
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Algorithms and data structures › search algorithms
hierarchical search
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation
hardware verification and test
0.011982
A fault simulator for MOS LSI circuits · DAC 1982

Methods — techniques the papers use, named apart from their topics

hierarchical pruning · 0.0amortized analysis · 0.0fault simulation · 0.0
YearPublicationVenuePosition
1993 HS: a hierarchical search package for CAD data
abstract
An algorithm that implicitly searches the flattened VLSI netlist data space without first constructing it is presented. In traditional methods, the entire search space of size n (e.g. the total number of instances) is constructed explicitly to allow a fast O(1) query time. The new algorithm uses circuit hierarchy to prune the search effectively. It is shown that the size of a hierarchical netlist is o(n), and a query can be executed in O(1) amortized time.>
Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4
1990 HS: A Hierarchical Search Package for CAD Data
abstract
A hierarchical search software package that allows an application to retrieve flattened netlist data from a hierarchical netlist database. An algorithm is presented that implicitly searches the entire VLSI CAD net list data space without first constructing it. While traditional methods construct the entire search space explicitly, which helps to achieve a fast O(1) query time but requires Omega (n) space, this method relies on the circuit hierarchy to prune the search effectively. It is shown that the hierarchical net list data space is smaller by a factor of O(n/sup epsilon /). Where O>
Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
ICCAD4
1982 A fault simulator for MOS LSI circuits
abstract
This paper describes a fault simulator for MOS LSI circuits. The basic primitives for this simulator are MOS transistor structures where the transistors are evaluated logically. The simulator provides the capability of modeling and simulating both the classical input/output stuck-at faults and the non-classical transistor stuck-on and stuck-open faults.
Ajoy K. Bose, Patrick Kozak, Chi-Yuan Lo, Hao N. Nham, Ernesto Pacas-Skewes, Kwok W. Wu
DAC6