Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Mihir Pandya

dblp:80/5929 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1998
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Embedded and real-time systems · 91% Distributed systems · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems › real-time scheduling
fault-tolerant real-time scheduling
0.011998
Minimum Achievable Utilization for Fault-Tolerant Processing of Periodic Tasks · IEEE Trans. Computers 1998
Embedded and real-time systems › real-time scheduling › fixed-priority scheduling
rate-monotonic scheduling
0.011998
Minimum Achievable Utilization for Fault-Tolerant Processing of Periodic Tasks · IEEE Trans. Computers 1998
Embedded and real-time systems
real-time scheduling
0.011998
Minimum Achievable Utilization for Fault-Tolerant Processing of Periodic Tasks · IEEE Trans. Computers 1998
Distributed systems
fault tolerance
0.011998
Minimum Achievable Utilization for Fault-Tolerant Processing of Periodic Tasks · IEEE Trans. Computers 1998

Methods — techniques the papers use, named apart from their topics

schedulability analysis · 0.0
YearPublicationVenuePosition
1998 Minimum Achievable Utilization for Fault-Tolerant Processing of Periodic Tasks
abstract
The Rate Monotonic Scheduling (RMS) policy is a widely accepted scheduling strategy for real-time systems due to strong theoretical foundations and features attractive to practical uses. For a periodic task set of n tasks with deadlines at the end of task periods, it guarantees a feasible schedule on a single processor as long as the utilization factor of the task set is below n(2/sup 1/n/-1) which converges to 0.69 for large n. We analyze the schedulability of a set of periodic tasks that is scheduled by the RMS policy and is susceptible to a single fault. The recovery action is the reexecution of all uncompleted tasks. The priority of the RMS policy is maintained even during recovery. Under these conditions, we guarantee that no task will miss a single deadline, even in the presence of a fault, if the utilization factor on the processor does not exceed 0.5. Thus, 0.5 is the minimum achievable utilization that permits recovery from faults before the expiration of the deadlines of the tasks. This bound is better than the trivial bound of 0.6912=0.345 that would be obtained if computation times were doubled to provide for reexecutions in the RMS analysis. Our result provides scheduling guarantees for tolerating a variety of intermittent and transient hardware and software faults that can be handled simply by reexecution. In addition, we demonstrate how permanent faults can be tolerated efficiently by maintaining common spares among a set of processors that are independently executing periodic tasks.
Mihir Pandya, Miroslaw Malek
IEEE Trans. Computers1
1989 Topological Testing
abstract
Topological testing is introduced and its applications are presented. Topological testing uses graph-theoretic optimization methods such as the traveling salesman problem, the Chinese postman problem, coloring, path covering, and partitioning to minimize the test time. The topological testing techniques can be applied to test a system's behavior and its organization at each level of the system's hierarchy, namely, circuit, logic, register transfer, instruction, and processor-memory-switch levels. Specifically, the topological testing approach is demonstrated by developing tests for the multistage interconnection network and the hypercube network. Time optimization for the testing of these networks gives very promising results by taking advantage of inherent parallelism and removing test redundancy. Three-orders-of-magnitude improvement is achieved by applying topological testing techniques to the testing of an existing multistage interconnection network.>
Miroslaw Malek, Antoine N. Mourad, Mihir Pandya
ITC3