Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
EDBT 2026 Demo / reviewers in the wild / expert

D. Slosberg

dblp:82/361 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1980
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Distributed systems · 77% Processor architecture and microarchitecture · 23%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Operating systems
interprocess communication		 0.011980
An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication · ISCA 1980
Distributed systems › concurrency control
process synchronization		 0.011980
An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication · ISCA 1980
YearPublicationVenuePosition
1980 An Architecture with Comprehensive Facilities of Inter-Process Synchronization and Communication
abstract
In the architecture of the “Level 64” manufactured by CII-Honeywell-Bull and Honeywell Information Systems, processes executing in a central processor are known to the hardware-firmware. They use the same semaphore mechanism as processes executing in an input-output controller. This implies specific data structures recognized by the hardware-firmware and a hardware-firmware dispatching of the central processor resource. Experience in this domain has led to the development of some new extensions.
P. Guillier, D. Slosberg
 ISCA2