Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Benjamin Lux

dblp:82/6275 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2007
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Program verification · 50% Concurrent programming · 50%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Embedded and real-time systems · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Concurrent programming
concurrency bugs
0.112005
Application of design for verification with concurrency controllers to air traffic control software · ASE 2005
Program verification
model checking
0.112005
Application of design for verification with concurrency controllers to air traffic control software · ASE 2005
Program verification
modular verification
0.112005
Application of design for verification with concurrency controllers to air traffic control software · ASE 2005
Concurrent programming › concurrency bugs
synchronization errors
0.112005
Application of design for verification with concurrency controllers to air traffic control software · ASE 2005
Embedded and real-time systems
cyber-physical system platforms
0.012005
Application of design for verification with concurrency controllers to air traffic control software · ASE 2005

Methods — techniques the papers use, named apart from their topics

finite state model checking · 0.1fault seeding · 0.1concurrency controller design pattern · 0.1infinite-state model checking · 0.1infinite state model checking · 0.1
YearPublicationVenuePosition
2007 Eliminating synchronization faults in air traffic control software via design for verification with concurrency controllers
Aysu Betin Can, Tevfik Bultan, Mikael Lindvall, Benjamin Lux, Stefan Topp
Autom. Softw. Eng.4
2005 Application of design for verification with concurrency controllers to air traffic control software
abstract
We present an experimental study which demonstrates that model checking techniques can be effective in finding synchronization errors in safety critical software when they are combined with a design for verification approach. We apply the concurrency controller design pattern to the implementation of the synchronization operations in Java programs. This pattern enables a modular verification strategy by decoupling the behaviors of the concurrency controllers from the behaviors of the threads that use them using interfaces specified as finite state machines. The behavior of a concurrency controller can be verified with respect to arbitrary numbers of threads using infinite state model checking techniques, and the threads which use the controller classes can be checked for interface violations using finite state model checking techniques. We present techniques for thread isolation which enables us to analyze each thread in the program separately during interface verification. We conducted an experimental study investigating the effectiveness of the presented design for verification approach on safety critical air traffic control software. In this study, we first reengineered the Tactical Separation Assisted Flight Environment (TSAFE) software using the concurrency controller design pattern. Then, using fault seeding, we created 40 faulty versions of TSAFE and used both infinite and finite state verification techniques for finding the seeded faults. The experimental study demonstrated the effectiveness of the presented modular verification approach and resulted in a classification of faults that can be found using the presented approach.
Aysu Betin Can, Tevfik Bultan, Mikael Lindvall, Benjamin Lux, Stefan Topp
ASE4