Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Huai-Yuan Tseng

dblp:82/6596 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2015
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer graphics and multimedia
1 paper
Image and video processing · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 48% Integrated circuit design · 29% Hardware reliability and fault tolerance · 24%

Topics — the 6 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Image and video processing › printing
inkjet printing
0.212015
High-Speed Printing of Transistors: From Inks to Devices · Proc. IEEE 2015
Image and video processing › printing
printed electronics
0.212015
High-Speed Printing of Transistors: From Inks to Devices · Proc. IEEE 2015
Hardware reliability and fault tolerance › reliability analysis
circuit reliability
0.112007
Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver · DAC 2007
Electronic design automation
circuit simulation
0.112007
Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver · DAC 2007
Electronic design automation › circuit simulation
reliability simulation
0.112007
Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver · DAC 2007
Integrated circuit design
flexible electronics
0.012007
Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver · DAC 2007

Methods — techniques the papers use, named apart from their topics

gravure printing · 0.4drop merging control · 0.4threshold voltage modeling · 0.1SPICE simulation · 0.1
YearPublicationVenuePosition
2015 High-Speed Printing of Transistors: From Inks to Devices
abstract
The realization of a high-speed printing technique with high resolution and pattern fidelity is critical to making printed electronics a viable technology for electronics manufacturing. The printing requirements of printed electronics are substantially different that those of graphic arts. To make printed electronics a reality, it is necessary to deliver high resolution, good reproducibility, excellent pattern fidelity, high process throughput, and compatibility with the requisite semiconductor, dielectric, and conductor inks. In this paper, we review the physics of pattern formation from pixelated primitives, such as those that exist during inkjet and gravure printing, and will show how control of drop merging and drying can be used to produce high-fidelity shapes, including lines, squares, and intersections. We additionally discuss the physical underpinnings of gravure printing and inkjet printing, and show how these techniques can be scaled to produce high-fidelity highly scaled patterns, including sub-2 micron features at printing speeds of ~1 m/s. Finally, in conjunction with high-performance materials, we describe our realization of high-performance fully printed transistors on plastic, offering high-switching speed, excellent process throughput, and good fidelity over large areas.
Vivek Subramanian, Jialiang Cen, Alejandro de la Fuente Vornbrock, Gerd Grau, Hongki Kang, Rungrot Kitsomboonloha, Daniel Soltman, Huai-Yuan Tseng
Proc. IEEE8
2008 Reliability analysis for flexible electronics: Case study of integrated a-Si: H TFT scan driver
abstract
Flexible electronics fabricated on thin-film, lightweight, and bendable substrates (e.g., plastic) have great potential for novel applications in consumer electronics such as flexible displays, e-paper, and smart labels; however, the key elements, namely thin-film transistors (TFTs), for implementing flexible circuits often suffer from electrical instability. Therefore, thorough reliability analysis is critical for flexible circuit design to ensure that the circuit will operate reliably throughout its lifetime. In this article we propose a methodology for reliability simulation of hydrogenated amorphous silicon (a-Si:H) TFT circuits. We show that: (1) the threshold voltage ( V TH ) shift of a single TFT can be estimated by analyzing its operating conditions; and (2) the circuit lifetime can be predicted accordingly by using SPICE-like simulators with proper modeling. We also propose an algorithm to reduce the simulation time by orders of magnitude, with good prediction accuracy. To validate our analytical model and simulation methodology, we compare simulation results with the actual circuit measurements of an integrated a-Si:H TFT scan driver fabricated on a glass substrate and we demonstrate very good consistency.
Tsung-Ching Huang, Kwang-Ting Cheng, Huai-Yuan Tseng, Chen-Pang Kung
ACM J. Emerg. Technol. Comput. Syst.3
2007 Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver
abstract
Flexible electronics fabricated with thin-film and bendable substrates (e.g., plastic) have great potential for novel applications in consumer electronics such as flexible displays, e-paper, and smart labels; however, the key elements --- namely thin-film transistors (TFTs) --- often suffer from electrical instability. Therefore, thorough reliability analysis is critical for flexible circuit design to ensure that the circuit would operate reliably throughout its lifetime. In this paper, we propose a methodology for a-Si:H TFT circuits' reliability simulation. We show that: (1) the threshold voltage (VTH) shift of a single TFT can be modeled by analyzing its operating conditions and (2) the circuit lifetime can be predicted accordingly using SPICE. We also propose an algorithm to reduce the simulation time by orders of magnitude with negligible accuracy loss. To validate our analytical model and simulation methodology, we compare the SPICE simulation results with the actual measurements of our integrated a-Si:H TFT scan driver fabricated on the glass substrate and demonstrate very high consistency in the overall results.
Tsung-Ching Huang, Huai-Yuan Tseng, Chen-Pang Kung, Kwang-Ting Cheng
DAC2