Andrew D. Hurt

Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

? Tutorial for this page

Demo Data from EDBT 2026 / reviewers in the wild / expert

dblp:83/1565 · DBLP profile ↗

← Back

3ranked-venue papers

2as first author

0since 2021 · last 1982

—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems

1 paper

Embedded and real-time systems · 87% Processor architecture and microarchitecture · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

Topic	Papers	Last	Evidence papers
Embedded and real-time systems › real-time scheduling hardware task scheduling	1	1982	A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture · RTSS 1982
Embedded and real-time systems real-time scheduling	1	1982	A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture · RTSS 1982
Processor architecture and microarchitecture multiprocessor architecture	1	1982	A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture · RTSS 1982

Year	Publication	Venue	Position
1982	A distributed computer architecture for real-time, data driven applications J. Robert Heath, George Broomell, Andrew D. Hurt	ICDCS	3
1982	The Design of a Fault-Tolerant Computing Element for Distributed Data Processors Andrew D. Hurt, J. Robert Heath	ICDCS	1
1982	A Hardware Task Scheduling Mechanism for a Real-Time Multi-Microprocessor Architecture Andrew D. Hurt, J. Robert Heath	RTSS	1