Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

D. Lomelino

dblp:83/1982 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1986
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware reliability and fault tolerance · 87% Embedded and real-time systems · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance › error modeling
error propagation
0.011986
Error Propagation in a Digital Avionic Processor: A Simulation-Based Study · RTSS 1986
Hardware reliability and fault tolerance
soft errors
0.011986
Error Propagation in a Digital Avionic Processor: A Simulation-Based Study · RTSS 1986
Embedded and real-time systems › real-time embedded systems
avionics systems
0.011986
Error Propagation in a Digital Avionic Processor: A Simulation-Based Study · RTSS 1986

Methods — techniques the papers use, named apart from their topics

simulation · 0.0
YearPublicationVenuePosition
1986 Error Propagation in a Digital Avionic Processor: A Simulation-Based Study
D. Lomelino, Ravishankar K. Iyer
RTSS1