Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Thomas Pototschnig

dblp:85/7736 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2010
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2Artificial intelligence and machine learning · 1Human-computer interaction and ubiquitous computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
GPUs and heterogeneous computing · 77% Embedded and real-time systems · 23%
Computer graphics and multimedia
1 paper
Visualization and visual analytics · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
GPUs and heterogeneous computing
GPU computing
0.112009
A high-speed multi-GPU implementation of bottom-up attention using CUDA · ICRA 2009
Visualization and visual analytics
visual attention
0.012009
A high-speed multi-GPU implementation of bottom-up attention using CUDA · ICRA 2009
Embedded and real-time systems › real-time signal processing
real-time image processing
0.012009
A high-speed multi-GPU implementation of bottom-up attention using CUDA · ICRA 2009

Methods — techniques the papers use, named apart from their topics

parallel computation · 0.2CUDA · 0.2
YearPublicationVenuePosition
2010 High performance computing methods for automation
abstract
With the rising importance of automation systems, the demands on computational requirements increase as well. Industrial automation systems not only have to perform complex calculations on huge amounts of data in real-time, they also have to be reliable, which is essential for industry. Combining all requirements, it has increasingly become impossible to be achieved by a single PC. Fortunately, there is High Performance Computing which provides various concepts of e. g. distributing algorithms to a cluster of PCs. Although HPC is common in scientific research, it is yet rarely found in industrial applications even though HPC can bring significant improvements. For this reason, we want to demonstrate how a HPC communication model with distribution and self-balancing mechanism can be applied to a concrete application of industry in practice.
Petra Piochacz, Thomas Pototschnig, Georg Acher, Udo Lang, Werner Leeb
ETFA2
2010 An LED-based multitouch sensor for LCD screens
abstract
In recent years, a large number of multitouch sensor concepts have been presented. Particularly optical sensors are highly popular due to their versatility. However, especially camera-based systems often require a significant amount of space behind the screen and are not well suited to flatscreen-based setups. While integrated sensors for flatscreens have already been presented, they are mostly complex, expensive or both.
Florian Echtler, Thomas Pototschnig, Gudrun Klinker
TEI2
2009 A high-speed multi-GPU implementation of bottom-up attention using CUDA
abstract
In this paper a novel implementation of the saliency map model on a multi-GPU platform using CUDA technology is presented. The saliency map model is a well-known computational model for bottom-up attention selection and serves as a basis of many attention control strategies of cognitive vision systems. A real-time implementation is the prerequisite of an application of bottom-up attention on mobile robots and vehicles. Parallel computation on graphics processing unit (GPU) provides an excellent solution for this kind of compute-intensive image processing. Running on 1 to 4 NVIDIA GeForce 8800 (GTX) graphics cards a frame rate of 313 fps at resolution of 640 times 480 is achieved, which is approximately 8.5 times faster than the standard implementations on CPUs. The implementation is also evaluated using a high-speed camera at 200 Hz. Using two GPUs only 2 ms extra computational time for the saliency map generation in addition to the camera capture time is required for images of 640 times 480 pixels.
Thomas Pototschnig, Kolja Kühnlenz, Martin Buss
ICRA2