Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Theofanis Constantinou

dblp:86/5094 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2007
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 39% Processor architecture and microarchitecture · 30% Energy-efficient computing · 30%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
chip multiprocessor
0.112007
A study of thread migration in temperature-constrained multicores · ACM Trans. Archit. Code Optim. 2007
Energy-efficient computing
thermal management
0.112007
A study of thread migration in temperature-constrained multicores · ACM Trans. Archit. Code Optim. 2007
Parallel and multicore computing › parallel programming runtimes › thread management
thread migration
0.112007
A study of thread migration in temperature-constrained multicores · ACM Trans. Archit. Code Optim. 2007
Parallel and multicore computing › parallel scheduling
thread scheduling
0.012007
A study of thread migration in temperature-constrained multicores · ACM Trans. Archit. Code Optim. 2007

Methods — techniques the papers use, named apart from their topics

performance simulation · 0.1
YearPublicationVenuePosition
2007 A study of thread migration in temperature-constrained multicores
abstract
Temperature has become an important constraint in high-performance processors, especially multicores. Thread migration will be essential to exploit the full potential of future thermally constrained multicores. We propose and study a thread migration method that maximizes performance under a temperature constraint, while minimizing the number of migrations and ensuring fairness between threads. We show that thread migration brings important performance gains and that it is most effective during the first tens of seconds following a decrease of the number of running threads.
Pierre Michaud, André Seznec, Damien Fetis, Yiannakis Sazeides, Theofanis Constantinou
ACM Trans. Archit. Code Optim.5