Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Robert I. Gardner

dblp:87/6398 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1982
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 88% Integrated circuit design · 7% Performance modeling and evaluation · 5%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
hardware verification and test
0.011982
VISTA: A VLSI CAD System · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Electronic design automation › hardware simulation
multilevel simulation
0.011982
VISTA: A VLSI CAD System · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Electronic design automation › design automation tools
VLSI CAD
0.011982
VISTA: A VLSI CAD System · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Electronic design automation
logic synthesis
0.011979
Hierarchical modeling and simulation in VISTA · DAC 1979
Performance modeling and evaluation
simulation
0.011979
Hierarchical modeling and simulation in VISTA · DAC 1979

Methods — techniques the papers use, named apart from their topics

hierarchical simulation · 0.0
YearPublicationVenuePosition
1982 VISTA: A VLSI CAD System
abstract
The VISTA computer-aided design (CAD) system is described. The architecture of VISTA is introduced and the interrelationships between its modules are detailed. Emphasis is placed on both an overview of the software and on unique algorithms. Particular attention is paid to advancements made in hierarchical simulation, semiconductor modeling, and verification.
Hal W. Daseking, Robert I. Gardner, Paul B. Weil
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
1979 Hierarchical modeling and simulation in VISTA
Robert I. Gardner, Paul B. Weil
DAC1