Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Philip S. Noe

dblp:87/73 · DBLP profile ↗
← Back
6ranked-venue papers
4as first author
0since 2021 · last 1977
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 6 · 4 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
6 papers
Electronic design automation · 89% Integrated circuit design · 11%
Theoretical computer science
1 paper
Mathematical optimization · 100%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
logic synthesis
0.061977
A New Technique for the Fast Minimization of Switching Functions · IEEE Trans. Computers 1977
On the Number of Distinct State Assignments for a Sequential Machine · IEEE Trans. Computers 1977
Optimum State Assignment for the D Flip-Flop · IEEE Trans. Computers 1976
Electronic design automation › logic synthesis
state assignment
0.041977
On the Number of Distinct State Assignments for a Sequential Machine · IEEE Trans. Computers 1977
Optimum State Assignment for the D Flip-Flop · IEEE Trans. Computers 1976
A Modification to the SHR-Optimal State Assignment Procedure · IEEE Trans. Computers 1974
Electronic design automation › logic synthesis › logic minimization
boolean function minimization
0.011977
A New Technique for the Fast Minimization of Switching Functions · IEEE Trans. Computers 1977
Integrated circuit design › digital circuit design
sequential circuit design
0.041977
On the Number of Distinct State Assignments for a Sequential Machine · IEEE Trans. Computers 1977
Optimum State Assignment for the D Flip-Flop · IEEE Trans. Computers 1976
A Modification to the SHR-Optimal State Assignment Procedure · IEEE Trans. Computers 1974
Electronic design automation › logic synthesis › two-level logic minimization
prime implicant selection
0.011974
Comments on "Weighting Method for the Determination of the Irredundant Set of Prime Implicants" · IEEE Trans. Computers 1974
Integrated circuit design
digital circuit design
0.011977
On the Number of Distinct State Assignments for a Sequential Machine · IEEE Trans. Computers 1977
Mathematical optimization › discrete optimization
boolean function minimization
0.011974
Comments on "Weighting Method for the Determination of the Irredundant Set of Prime Implicants" · IEEE Trans. Computers 1974

Methods — techniques the papers use, named apart from their topics

weighting method · 0.0minimum sum-of-products · 0.0directed-search algorithm · 0.0combinatorial search · 0.0combinatorial enumeration · 0.0boolean algebra · 0.0SHR-optimal algorithm · 0.0
YearPublicationVenuePosition
1977 On the Number of Distinct State Assignments for a Sequential Machine
abstract
The determination of the number of distinct state assignments for a sequential machine has generally been made by the elimination of assignments that are the result of complementation or permutation of the state variables within a basic set of state assignments. For the D-type flip-flop, however, complementation may have an effect upon the cost of the control logic for a machine, leading, as some have interpreted it, to a new distinct state assignment. In this correspondence we reconsider the effect of complementation, showing that a new state assignment is produced only if the choice of Boolean form for the excitation expressions is restricted. This development unifies a previously unresolved question in determining the number of distinct state assignments for sequential machines that are implemented with D-type flip-flops.
V. Thomas Rhyne, Philip S. Noe
IEEE Trans. Computers2
1977 A New Technique for the Fast Minimization of Switching Functions
abstract
The minimization of switching functions involving many variables is a difficult task. This paper presents a new minimization procedure that allows this process to be implemented with reduced computational effort. This procedure, designated as the directed-search algorithm, is applicable to both manual and computer-programmed minimization. The details of the algorithm are presented and illustrated by example. Comparative run-times between another minimization program and the directed-search algorithm, as implemented in Fortran, are also given.
V. Thomas Rhyne, Philip S. Noe, Melvin H. McKinney, Udo W. Pooch
IEEE Trans. Computers2
1976 Optimum State Assignment for the D Flip-Flop
abstract
This correspondence is a modification of the basic SHR-optimal1state assignment procedure for the D flip-flop. Under the minimum sum-of-products (MSOP) constraint, a sequential machine with n D flip-flops has 2ntimes as many distinct state assignments and twice as many distinct state assignment columns as the other flip-flop types. This correspondence shows that even though the D flip-flop machine has 2nN total distinct state assignments, the costs of these assignments can be uniquely determined by examination of only N of these assignments. Integration of this concept into the basic SHR-optimal algorithm produces a computational saving on the order of 2n-1times.
Philip S. Noe, V. Thomas Rhyne
IEEE Trans. Computers1
1974 A Modification to the SHR-Optimal State Assignment Procedure
abstract
In a recently published article, Story et al. detailed an organized search process leading to the optimum state assignment for a synchronous sequential machine. Their procedure begins with the calculation of a set of lower bounds (minimum numbers) on the costs of the excitation logic required for each possible distinct partial state assignment.
Philip S. Noe, V. Thomas Rhyne
IEEE Trans. Computers1
1974 Comments on "Weighting Method for the Determination of the Irredundant Set of Prime Implicants"
abstract
By contradictory example, the method proposed by Bubenik for selecting "an irredundant set of prime implicants" is shown to lack generality.
Philip S. Noe, V. Thomas Rhyne, S. Suraratrungsi
IEEE Trans. Computers1
1973 Remarks on the SHR-Optimal State Assignment Procedure
abstract
The optimal state assignment procedure by Story, Harrison, and Reinhard [1] depends computationally on the number of distinct state assignment columsn Cdi, i = 1, 2, ..., C(R). C(R) can be computed exactly by see the [Eqa] in pdf file but a bound for C(R) is shown to be C(R) = 2R-1- 1 for R - 1 =2n. Furthermore, for this value of R a distinct state assignment set can be tabulated instead of generated; i.e., Cdi= Ci, i = 1, 2, ..., C(R).
Philip S. Noe
IEEE Trans. Computers1