Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Tung-Yang Ho

dblp:88/48 · DBLP profile ↗
← Back
7ranked-venue papers
3as first author
0since 2021 · last 2014
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Databases, data management, data science and information retrieval · 3 · 2 first-authorTheory of computation · 3 · 1 first-authorSystems, architecture and hardware · 1Computer networks · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware reliability and fault tolerance · 87% Interconnection networks and networks-on-chip · 13%
Theoretical computer science
1 paper
Graph algorithms and graph theory · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance › network fault tolerance
edge fault tolerance
0.011997
Multiple-Edge-Fault Tolerance with Respect to Hypercubes · IEEE Trans. Parallel Distributed Syst. 1997
Hardware reliability and fault tolerance › network fault tolerance
fault-tolerant interconnection network
0.011997
Multiple-Edge-Fault Tolerance with Respect to Hypercubes · IEEE Trans. Parallel Distributed Syst. 1997
Graph algorithms and graph theory › graph classes
hypercube
0.011997
Multiple-Edge-Fault Tolerance with Respect to Hypercubes · IEEE Trans. Parallel Distributed Syst. 1997
Interconnection networks and networks-on-chip
hypercube network
0.011997
Multiple-Edge-Fault Tolerance with Respect to Hypercubes · IEEE Trans. Parallel Distributed Syst. 1997

Methods — techniques the papers use, named apart from their topics

graph construction · 0.0
YearPublicationVenuePosition
2014 Cycles in cube-connected cycles graphs
Lih-Hsing Hsu, Tung-Yang Ho, Yen-Hsun Ho, Chey-Woei Tsay
Discret. Appl. Math.2
2014 Fault-tolerant hamiltonian connectivity of the WK-recursive networks
Tung-Yang Ho, Cheng-Kuan Lin, Jimmy Jiann-Mean Tan, Lih-Hsing Hsu
Inf. Sci.1
2009 Conditional fault hamiltonian connectivity of the complete graph
Tung-Yang Ho, Yuan-Kang Shih, Jimmy Jiann-Mean Tan, Lih-Hsing Hsu
Inf. Process. Lett.1
2008 Diameter variability of cycles and tori
Jeng-Jung Wang, Tung-Yang Ho, Daniela Ferrero, Ting-Yi Sung
Inf. Sci.2
1997 Projective Torus Networks
Ting-Yi Sung, Tung-Yang Ho, Lih-Hsing Hsu
COCOON2
1997 Multiple-Edge-Fault Tolerance with Respect to Hypercubes
abstract
Previous works on edge-fault tolerance with respect to hypercubes Q/sub n/ are mainly focused on 1-edge fault and 2- or 3-edge fault with limited size of n. We give a construction scheme for 2-EFT(Q/sub n/) graphs and 3-EFT(Q/sub n/) graphs, where n is arbitrarily large. In our constructions, approximately log n extra degree is added to the vertices of Q/sub n/ for 2-edge-fault tolerance, and one more degree for 3-edge-fault tolerance.
Ting-Yi Sung, Men-Yang Lin, Tung-Yang Ho
IEEE Trans. Parallel Distributed Syst.3
1996 Transmitting on various network topologies
abstract
Architectures for interconnection networks can be represented by graphs, while vertices represent processors and edges represent communication links between processors. We use the terms vertices and processors interchangeably. Let G = (V, E) be a graph representing the topology for an interconnection network. Let v0 be a special vertex outside G, called the host processor, which is connected to each vertex in G. The host processor is the sender or source of the message to be transmitted to all of the vertices in G. In each time unit, the host processor may send an identical message to an arbitrary vertex in G or remain idle. At the same time, each processor in G that has already received the message can send it to all its neighbors in one time unit. A transmitting scheme allowing all processors to receive the message in t time units and requiring the host processor to send the message s times is called a (t, s)-transmitting scheme, where t ≥ s. We call t the transmitting time, and s, the workload of the host processor. We aimed to find an optimal transmitting scheme, i.e., a transmitting scheme such that t is minimized while s is also minimized. In this paper, we present optimal transmitting schemes for linear arrays, rings, complete binary trees, star trees, and (directed) de Bruijn graphs. Furthermore, we present a (t, s)-transmitting scheme for diagonal meshes which are defined slightly different from meshes, and the ratio of t to the optimal transmitting time is approximate to 1.1. © 1996 John Wiley & Sons, Inc.
Tung-Yang Ho, Lih-Hsing Hsu, Ting-Yi Sung
Networks1