Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Bhusan Gupta

dblp:90/1076 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-authorSoftware engineering, systems software and programming languages · 2 · 1 first-authorArtificial intelligence and machine learning · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Reconfigurable computing and FPGAs · 69% Integrated circuit design · 23% Hardware accelerators and domain-specific architectures · 8%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › ASIC design
structured ASIC
0.012004
What happened to ASIC?: Go (recon)figure? · DAC 2004
Hardware accelerators and domain-specific architectures › machine learning accelerator
neural network accelerator
0.011988
Performance of a Stochastic Learning Microchip · NIPS 1988
Integrated circuit design
digital circuit design
0.011988
Performance of a Stochastic Learning Microchip · NIPS 1988

Methods — techniques the papers use, named apart from their topics

stochastic learning · 0.0
YearPublicationVenuePosition
2004 What happened to ASIC?: Go (recon)figure?
abstract
Increasing design cost and risk is causing more and more designers to build configurable platforms that will amortize design and manufacturing costs across many generations. Several reconfiguration schemes exist and none of them seems to be a clear winner. Most notably there are three forms of technology: structured ASIC, configurable software programmable, reconfigurable FPGA-like platform. New solutions are emerging and may induce drastic changes in the current industry organization. The panel will examine factors in the success of the various options, and look to what the future might bring.
Nitin Deo, Behrooz Zahiri, Ivo Bolsens, Jason Cong, Bhusan Gupta, Philip Lopresti, Christopher B. Reynolds, Chris Rowen, Ray Simar Jr.
DAC5
2003 Different Approaches to Add Reconfigurability in a SoC Architecture
Bhusan Gupta, Michele Borgatti
DATE1
2002 Reconfigurable SoC - What Will it Look Like?
J. Bryan Lewis, Ivo Bolsens, Rudy Lauwereins, Chris Wheddon, Bhusan Gupta, Yankin Tanurhan
DATE5
1988 Performance of a Stochastic Learning Microchip
Joshua Alspector, Bhusan Gupta, Robert B. Allen
NIPS2