Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

H. J. H. N. Kenter

dblp:91/6779 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2000
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 70% Integrated circuit design · 23% Parallel and multicore computing · 7%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › system-level design
communication synthesis
0.012000
COSY communication IP's · DAC 2000
Electronic design automation › system-level design
IP integration
0.012000
COSY communication IP's · DAC 2000
Integrated circuit design › system-on-chip
system-on-chip design
0.012000
COSY communication IP's · DAC 2000
Electronic design automation › system-level design › high-level system modeling
transaction-level modeling
0.012000
COSY communication IP's · DAC 2000
Parallel and multicore computing
parallel programming models
0.012000
COSY communication IP's · DAC 2000

Methods — techniques the papers use, named apart from their topics

virtual component interface · 0.0kahn process networks · 0.0
YearPublicationVenuePosition
2000 COSY communication IP's
abstract
The Fsprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. These transaction-levels are supported by the “COSY COMMUNICATION IPs” that are presented in this paper. They implement onto Systems-On-Chip the extended Kahn Process Network that is defined in COSY for modeling signal processing applications. We present a generic implementation and performance model of these system-level communications and we illustrate specific implementations. They set system communications across software and hardware boundaries, and achieve bus independence through the Virtual Component Interface of the VSI Alliance. Finally, we describe the COSY-VCC flow that supports communication refinement from specification, to performance estimation, to implementation.
Jean-Yves Brunel, Wido Kruijtzer, H. J. H. N. Kenter, Frédéric Pétrot, L. Pasquier, Erwin A. de Kock, W. J. M. Smits
DAC3