Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Roy G. Saltman

dblp:92/1281 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1961
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 91% Integrated circuit design · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
arithmetic unit
0.011961
Reducing Computing Time for Synchronous Binary Division · IRE Trans. Electron. Comput. 1961
Processor architecture and microarchitecture › division algorithm
binary division
0.011961
Reducing Computing Time for Synchronous Binary Division · IRE Trans. Electron. Comput. 1961
Processor architecture and microarchitecture › division algorithm
nonrestoring division
0.011961
Reducing Computing Time for Synchronous Binary Division · IRE Trans. Electron. Comput. 1961
Integrated circuit design
digital circuit design
0.011961
Reducing Computing Time for Synchronous Binary Division · IRE Trans. Electron. Comput. 1961

Methods — techniques the papers use, named apart from their topics

recursive quotient digit computation · 0.0radix-2p division · 0.0
YearPublicationVenuePosition
1961 Reducing Computing Time for Synchronous Binary Division
abstract
The computing time for binary division is shortened by performing division, radix 2p on the binary operands, where p is a positive integer. Each quotient digit radix 2p is computed in almost the same time required to determine a binary quotient digit. Therefore, computing time is reduced by approximately the factor p over conventional binary division. The method is most useful for synchronous machines but can be applied to either serial or parallel operation. The theory of nonrestoring division in any integral radix r is discussed. Each quotient digit is considered as the sum of two recursive variables ak and bk, whose values depend on the divisor multiplier and relative signs of the partial remainders. The divisor multiplier is limited to odd integers in order to determine the quotient digit unambiguously. Using ak and bk, a single recursive equation combining all sign conditions is derived. This permits the derivation of the correct round-off procedure and shows that binary nonrestoring division is a particular case of nonrestoring division, radix r. An arrangement of components for a serial computer and a sample division for radix four are given.
Roy G. Saltman
IRE Trans. Electron. Comput.1