Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Josep Parrón

dblp:92/3864 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2008
0000-0002-1577-6333ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › parasitic extraction
capacitance extraction
0.112008
Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008
Electronic design automation › physical design
parasitic extraction
0.112008
Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008
Electronic design automation
physical design
0.112008
Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008
Electronic design automation
interconnect modeling
0.012008
Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2008

Methods — techniques the papers use, named apart from their topics

method of moments · 0.1compressed block decomposition · 0.1
YearPublicationVenuePosition
2008 Compressed Block-Decomposition Algorithm for Fast Capacitance Extraction
abstract
A novel algorithm, the compressed block decomposition, is presented for highly accelerated direct (noniterative) method-of-moment capacitance extraction. The algorithm is based on a blockwise subdivision of the method-of-moment potential coefficient matrix. Matrix subblocks corresponding to distant subregions of the problem geometry are not calculated directly but approximated in a compressed form. Subsequently, the matrix is decomposed using an algorithm that preserves the compression. The efficiency of the method is demonstrated on a common benchmark problem - a 6 times 6 bus crossing. The numerical cost of the algorithm is shown, both theoretically and numerically, to scale with N log3N and the storage space with N log2N.
Alexander Heldring, Juan Manuel Rius, José Maria Tamayo, Josep Parrón
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4