Demo Data from EDBT 2026 / reviewers in the wild / expert
Yoav Harel
dblp:93/3290
· DBLP profile ↗
3ranked-venue papers
0as first author
0since 2021 · last 2020
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 2Software engineering, systems software and programming languages · 1Theory of computation · 1
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
1 paper |
Hardware accelerators and domain-specific architectures · 77% Energy-efficient computing · 23% | |
| Computer networks
1 paper |
Wireless networking · 100% |
Topics — the 2 heaviest of 3, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Wireless networking
software radio |
0.1 | 1 | 2006 | SODA: A Low-power Architecture For Software Radio · ISCA 2006 |
Energy-efficient computing › energy-efficient architecture
low-power architecture design |
0.0 | 1 | 2006 | SODA: A Low-power Architecture For Software Radio · ISCA 2006 |
Methods — techniques the papers use, named apart from their topics
scratchpad memory · 0.1SIMD parallelism · 0.1
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2020 | Automatic Design Space Exploration for an Error Tolerant ApplicationabstractCreating optimized hardware for error tolerant applications presents significant challenges as well as opportunities. Many algorithms in computer graphics & vision are error tolerant, as their application level correctness ultimately rests on human perception. This error tolerance can be exploited in reducing hardware implementation cost. The challenge is how to explore the space of application level correct designs to determine the optimized hardware architecture. This paper puts forward an approach to automatically explore the space which maximally exploits the acceptable error to minimize hardware cost for a particular graphics algorithm - Level-Of-Detail. Results, so far, have shown a 26% hardware area improvement. Samuel Coward, Theo Drane, Yoav Harel |
ARITH | 3 |
| 2006 | SODA: A Low-power Architecture For Software RadioabstractThe physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a minimum. These implementations are time consuming to design and difficult to verify. A programmable hardware platform capable of supporting software implementations of the physical layer, or software defined radio, has a number of advantages. These include support for multiple protocols, faster time-to-market, higher chip volumes, and support for late implementation changes. The challenge is to achieve this without sacrificing power. In this paper, we present a design study for a fully programmable architecture, SODA, that supports software defined radio a high-end signal processing application. Our design achieves high performance, energy efficiency, and programmability through a combination of features that include single-instruction multiple- data (SIMD) parallelism, and hardware optimized for 16bit computations. The basic processing element is an asymmetric processor consisting of a scalar and SIMD pipeline, and a set of distributed scratchpad memories that are fully managed in software. Results show that a four processor design is capable of meeting the throughput requirements of theW-CDMA and 802.11a protocols, while operating within the strict power constraints of a mobile terminal. Yuan Lin 0002, Hyunseok Lee, Mark Woh, Yoav Harel, Scott A. Mahlke, Trevor N. Mudge, Chaitali Chakrabarti, Krisztián Flautner |
ISCA | 4 |
| 2005 | Software Defined Radio - A High Performance Embedded Challenge
Hyunseok Lee, Yuan Lin 0002, Yoav Harel, Mark Woh, Scott A. Mahlke, Trevor N. Mudge, Krisztián Flautner |
HiPEAC | 3 |