Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

A. R. Boothroyd

dblp:94/1269 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1991
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 96% Electronic design automation · 4%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.021991
MISNAN-a physically based continuous MOSFET model for CAD applications · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1991
Automated parameter extraction and modeling of the MOSFET below threshold · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988
Integrated circuit design › analog and mixed-signal circuits › device modeling
MOSFET model
0.011991
MISNAN-a physically based continuous MOSFET model for CAD applications · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1991
Integrated circuit design › analog and mixed-signal circuits › device modeling
surface potential model
0.011991
MISNAN-a physically based continuous MOSFET model for CAD applications · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1991
Integrated circuit design
analog and mixed-signal circuits
0.011988
Automated parameter extraction and modeling of the MOSFET below threshold · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988
Electronic design automation
circuit simulation
0.011988
Automated parameter extraction and modeling of the MOSFET below threshold · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988

Methods — techniques the papers use, named apart from their topics

quasi-static charge modeling · 0.0iterative surface potential solution · 0.0parameter extraction · 0.0
YearPublicationVenuePosition
1991 MISNAN-a physically based continuous MOSFET model for CAD applications
abstract
A circuit-level MOSFET model is presented which is based on the representation of current transport in a sheet channel in terms of the surface potential conditions at the source and drain boundaries. It is established that the surface potential solutions can be obtained by iterative means with negligible computing time penalty. The model is scalable and results in continuous device characteristics under all operating conditions. High accuracy of the model is demonstrated over a wide range of device geometries and terminal voltages. The features of scalability, continuity, and high accuracy are attributed to physical representation of all important effects occurring in MOSFETs. Details on model implementation are provided and include modeling of carrier mobility, saturation region approximation, and representation of quasi-static charges in the device.>
A. R. Boothroyd, Stan W. Tarasewicz, Cezary Slaby
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1988 Automated parameter extraction and modeling of the MOSFET below threshold
abstract
A subthreshold model for use in circuit simulation software is described. The model includes representation of nonuniform substrate impurity concentrations and short-channel and narrow-channel effects, while being simple in form. It has been developed in concert with an automated parameter-extraction methodology. The model adds only one parameter to the existing strong inversion model with which it is fully integrated. The accuracy and computational efficiency are suitable for circuit simulation. The results of an extraction carried out on nMOS transistors with channel widths from 70 to 0.9 mu m and channel lengths from 35 to 1.25 mu m over a wide range of bias conditions are described.>
Allan Silburt, A. R. Boothroyd, M. Digiovanni
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2