Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Wu-Hsin Chen

dblp:94/9007 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2012
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 70% Electronic design automation · 30%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
digital circuit design
0.112012
Material implication in CMOS: a new kind of logic · DAC 2012
Electronic design automation › logic synthesis › switching theory
implication logic
0.112012
Material implication in CMOS: a new kind of logic · DAC 2012
Integrated circuit design › digital circuit design
logic design
0.112012
Material implication in CMOS: a new kind of logic · DAC 2012
Integrated circuit design › semiconductor device fabrication
CMOS technology
0.012012
Material implication in CMOS: a new kind of logic · DAC 2012
YearPublicationVenuePosition
2012 Material implication in CMOS: a new kind of logic
abstract
For more than seventy years, all the development in digital electronics have been founded on Shannon's work based on the fact that Boolean logic operators, OR, AND and NOT, can form a computationally complete logic framework. We propose a new paradigm in logic circuit design using material implication logic operators, different from the traditional logic gates in implementation and operation. In this paper we present early evidences, with experimental silicon results, showing that this new logic framework significantly improves performance, power and speed, over an equivalent conventional-logic framework in CMOS. This new computing paradigm would enable the continuance of increasing computing functionality and performance with decreasing cost in silicon technologies.
Elkim Roa, Wu-Hsin Chen, Byunghoo Jung
DAC2