Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

David M. Svoboda

dblp:95/3309 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1993
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 91% Integrated circuit design · 9%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › technology computer-aided design
statistical process simulation
0.011993
The CDB/HCDB semiconductor wafer representation server · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation › design for manufacturability
wafer representation
0.011993
The CDB/HCDB semiconductor wafer representation server · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation › yield analysis
yield simulation
0.011993
The CDB/HCDB semiconductor wafer representation server · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993

Methods — techniques the papers use, named apart from their topics

hierarchical database · 0.0attribute mechanism · 0.0
YearPublicationVenuePosition
1993 The CDB/HCDB semiconductor wafer representation server
abstract
The chip database (CDB) and the hierarchical chip database (HCDB) and their uses in a wafer representation server are described. The server provides data types and methods for hierarchically representing the three-dimensional geometry and fields of a semiconductor wafer during process, device, and yield simulation. The basic database data types and the general attribute mechanism have been used to create database extensions. These extensions implement operations frequently used by process and device simulation models. The combination of the databases and extensions forms a CDB/HCDG server that greatly reduces the effort required to create new statistical process, device, and yield simulation models. Examples of using the server to implement new models are described. Performance data demonstrate that the server is fast enough for use by analytical models during statistical simulation of macrocells, and is able to meet the representation needs of numerical simulation.>
D. M. H. Walker, Chris S. Kellen, David M. Svoboda, Andrzej J. Strojwas
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3