Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Stefan Röllin

dblp:97/4039 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2004
0000-0003-3032-2265ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 56% High-performance computing · 44%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
circuit simulation
0.012004
The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
High-performance computing
sparse linear solver
0.012004
The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
Electronic design automation › technology computer-aided design
semiconductor device simulation
0.012004
The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004

Methods — techniques the papers use, named apart from their topics

unsymmetric matrix permutation · 0.0scaling · 0.0preconditioned iterative solver · 0.0direct solver · 0.0
YearPublicationVenuePosition
2004 The effects of unsymmetric matrix permutations and scalings in semiconductor device and circuit simulation
abstract
The solution of large sparse unsymmetric linear systems is a critical and challenging component of semiconductor device and circuit simulations. The time for a simulation is often dominated by this part. The sparse solver is expected to balance different, and often conflicting requirements. Reliability, a low memory-footprint, and a short solution time are a few of these demands. Currently, no black-box solver exists that can satisfy all criteria. The linear systems from both simulations can be highly ill-conditioned and are, therefore, quite challenging for direct and iterative methods. In this paper, it is shown that algorithms to place large entries on the diagonal using unsymmetric permutations and scalings greatly enhance the reliability of both direct and preconditioned iterative solvers for unsymmetric linear systems arising in semiconductor device and circuit simulations. The numerical experiments indicate that the overall solution strategy is both reliable and cost effective.
Olaf Schenk, Stefan Röllin
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
2002 The Chebyshev iteration revisited
Martin H. Gutknecht, Stefan Röllin
Parallel Comput.2
2001 Towards a fast parallel sparse symmetric matrix-vector multiplication
Roman Geus, Stefan Röllin
Parallel Comput.2