Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Theodore D. Friedman

dblp:97/5110 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 1980
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-authorSecurity and privacy · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Databases, data mining, and information retrieval
1 paper
Database system architecture and tuning · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 88% Integrated circuit design · 12%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Database system architecture and tuning
database security
0.011980
Towards a Fail-Safe Approach to Secure Databases · S&P 1980
Database system architecture and tuning › database security
inference control
0.011980
Towards a Fail-Safe Approach to Secure Databases · S&P 1980
Electronic design automation
high-level synthesis
0.011969
Methods Used in an Automatic Logic Design Generator (ALERT) · IEEE Trans. Computers 1969
Electronic design automation
logic synthesis
0.011969
Methods Used in an Automatic Logic Design Generator (ALERT) · IEEE Trans. Computers 1969
Electronic design automation › logic synthesis
boolean equation generation
0.011969
Methods Used in an Automatic Logic Design Generator (ALERT) · IEEE Trans. Computers 1969
Integrated circuit design
digital circuit design
0.011969
Methods Used in an Automatic Logic Design Generator (ALERT) · IEEE Trans. Computers 1969

Methods — techniques the papers use, named apart from their topics

iverson notation · 0.0
YearPublicationVenuePosition
1980 Towards a Fail-Safe Approach to Secure Databases
abstract
In this paper we consider some problems related to database security. We first generalize the definition of compromise to the discovery of the value of some (generally complex) property about a class of individuals. For a given query we define implied queries and impose tests for safe response on both the query and implied queries. It is shown how this approach relates to the "tracker" concept. It is further shown how this approach mitigates to some extent the security problems related to history keeping and to user preknowledge of the database.
Theodore D. Friedman, Lance J. Hoffman
S&P1
1969 Methods Used in an Automatic Logic Design Generator (ALERT)
abstract
The ALERT system converts preliminary high-level descriptions of computers into logic. The input to ALERT depicts the architecture of a proposed machine in a form of Iverson notation. As output, the architecture is "compiled" into Boolean equations, which may then be converted into standard computer circuits.
Theodore D. Friedman, Sih-Chin Yang
IEEE Trans. Computers1
1969 Correction to "Methods Used in an Automatic Logic Design Generator (ALERT)"
Theodore D. Friedman
IEEE Trans. Computers1