Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Shunichi Uchida

dblp:98/1642 · DBLP profile ↗
← Back
5ranked-venue papers
3as first author
0since 2021 · last 1999
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 3 first-authorSoftware engineering, systems software and programming languages · 2 · 1 first-authorTheory of computation · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 77% Parallel and multicore computing · 23%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › machine learning accelerator
inference engine		 0.011983
Inference Machine: From Sequential to Paralle · ISCA 1983
Parallel and multicore computing › parallel computing
fifth generation computer system		 0.011983
Inference Machine: From Sequential to Paralle · ISCA 1983
YearPublicationVenuePosition
1999 The parallel logic programming system in the FGCS project and its future directions
Shunichi Uchida, Akira Aiba, Kazuaki Rokusawa, Takashi Chikayama, Ryuzo Hasegawa
 Parallel Comput.1
1987 Parallel inference machines at ICOT
Shunichi Uchida
 Future Gener. Comput. Syst.1
1984 Overall design of SIMPOS
Shigeyuki Takagi, Toshio Yokoi, Shunichi Uchida, Toshiaki Kurokawa, Takashi Hattori, Takashi Chikayama, Kô Sakai, Junichiro Tsuji
 ICLP3
1983 Inference Machine: From Sequential to Paralle
abstract
In this paper, the research and development plan for computer architecture in the fifth generation computer system project ( FGCS Project) is described, focusing on the research on the inference machine.
Shunichi Uchida
 ISCA1
1979 Microprocessor applications in Japan
Ryoichi Mori, Yuzo Kita, Iwao Morishita, Akio Tojo, Akio Kokubu, Kiyoto Ohkawa, Seishi Nishikawa, Yoshikuni Okada, Shunichi Uchida
 Euromicro Newsletter9