Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Bashar Gharaibeh

dblp:99/6271 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2011
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 77% Embedded and real-time systems · 23%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › memory management › memory allocation
dynamic memory allocation
0.112010
Upper Bounds for Dynamic Memory Allocation · IEEE Trans. Computers 2010
YearPublicationVenuePosition
2011 Analyzing Software Updates: Should You Build a Dynamic Updating Infrastructure?
Bashar Gharaibeh, Hridesh Rajan, J. Morris Chang
FASE1
2010 Upper Bounds for Dynamic Memory Allocation
abstract
In this paper, we study the upper bounds of memory storage for two different allocators. In the first case, we consider a general allocator that can allocate memory blocks anywhere in the available heap space. In the second case, a more economical allocator constrained by the address-ordered first-fit allocation policy is considered. We derive the upper bound of memory usage for all allocators and present a systematic approach to search for allocation/deallocation patterns that might lead to the largest fragmentation. These results are beneficial in embedded systems where memory usage must be reduced and predictable because of lack of swapping facility. They are also useful in other types of computing systems.
Yusuf Hasan, Wei-Mei Chen, J. Morris Chang, Bashar Gharaibeh
IEEE Trans. Computers4