Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yuan-Chen Ho

dblp:99/8693 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2019
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Graphics, computer vision, multimedia, augmented reality and games · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer graphics and multimedia
1 paper
Multimedia analysis and retrieval · 100%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Multimedia analysis and retrieval › image retrieval
image ranking
0.112010
Personalized photograph ranking and selection system · ACM Multimedia 2010
Multimedia analysis and retrieval › multimedia analysis › multimedia collection analysis › image collection analysis
photo selection
0.112010
Personalized photograph ranking and selection system · ACM Multimedia 2010

Methods — techniques the papers use, named apart from their topics

feature extraction · 0.1face detection · 0.1
YearPublicationVenuePosition
2019 Implementation of FPGA-based Accelerator for Deep Neural Networks
abstract
At present, there are many researches on deep neural network (DNN) applied in life. In the task of object recognition, deep convolutional neural network (CNN) has a good performance, but it relies on GPU to solve a large number of complex operations. Thus the hardware accelerator of DNN is concerned by many people. In order to implement the DNN model on hardware, complex connection relationship and memory usage scheduling are needed. This paper presnets the design of FPGA-based accelerator for DNN. The proposed architecture is implemented on Xilinx Zynq-7020 FPGA. It takes the advantages of low latency and low usage in the task of MNIST digital identification, and keeps the 96 % recognition rate.
Tsung-Han Tsai 0001, Yuan-Chen Ho, Ming-Hwa Sheu
DDECS2
2010 Personalized photograph ranking and selection system
abstract
In this paper, we propose a novel personalized ranking system for amateur photographs. Although some of the features used in our system are similar to previous work, new features, such as texture, RGB color, portrait (through face detection), and black-and-white, are included for individual preferences. Our goal of automatically ranking photographs is not intended for award-wining professional photographs but for photographs taken by amateurs, especially when individual preference is taken into account.
Che-Hua Yeh, Yuan-Chen Ho, Brian A. Barsky, Ouhyoung Ming
ACM Multimedia2