Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Siang Wun Song

dblp:s/SiangWunSong · also S. W. Song 0001, Siang W. Song · DBLP profile ↗
← Back
27ranked-venue papers
0as first author
0since 2021 · last 2019
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 15Theory of computation · 8Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
4 papers
Parallel and multicore computing · 84% Interconnection networks and networks-on-chip · 16%
Theoretical computer science
1 paper
Algorithms and data structures · 100%

Topics — the 13 heaviest of 14, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Parallel and multicore computing
parallel algorithms
0.222013
Finding All Maximal Contiguous Subsequences of a Sequence of Numbers in O(1) Communication Rounds · IEEE Trans. Parallel Distributed Syst. 2013
Efficient Selection Algorithms on Distributed Memory Computers · SC 1998
Parallel and multicore computing › parallel computing
distributed memory computing
0.011998
Efficient Selection Algorithms on Distributed Memory Computers · SC 1998
Parallel and multicore computing › parallel algorithms
selection algorithm
0.011998
Efficient Selection Algorithms on Distributed Memory Computers · SC 1998
Algorithms and data structures
selection
0.011998
Efficient Selection Algorithms on Distributed Memory Computers · SC 1998
Parallel and multicore computing › parallel computation models
bulk synchronous parallel
0.011997
Efficient Parallel Graph Algorithms For Coarse Grained Multicomputers and BSP · ICALP 1997
Interconnection networks and networks-on-chip
graph embedding
0.011997
Embedding Hierarchical Hypercube Networks into the Hypercube · IEEE Trans. Parallel Distributed Syst. 1997
Interconnection networks and networks-on-chip › graph embedding
hypercube embedding
0.011997
Embedding Hierarchical Hypercube Networks into the Hypercube · IEEE Trans. Parallel Distributed Syst. 1997
Parallel and multicore computing
parallel graph algorithms
0.011997
Efficient Parallel Graph Algorithms For Coarse Grained Multicomputers and BSP · ICALP 1997
Parallel and multicore computing
parallel programming models
0.011997
Efficient Parallel Graph Algorithms For Coarse Grained Multicomputers and BSP · ICALP 1997
Parallel and multicore computing › parallel algorithms › parallel algorithm design
parallel algorithm mapping
0.011997
Embedding Hierarchical Hypercube Networks into the Hypercube · IEEE Trans. Parallel Distributed Syst. 1997
Program verification
correctness proof
0.011977
An Efficient Parallel Garbage Collection System and Its Correctness Proof · FOCS 1977
Runtime systems and virtual machines
garbage collection
0.011977
An Efficient Parallel Garbage Collection System and Its Correctness Proof · FOCS 1977
Runtime systems and virtual machines › garbage collection
parallel garbage collection
0.011977
An Efficient Parallel Garbage Collection System and Its Correctness Proof · FOCS 1977

Methods — techniques the papers use, named apart from their topics

BSP/CGM algorithm · 0.2deterministic parallel algorithm · 0.0communication rounds · 0.0matrix transformation · 0.0marking algorithm · 0.0correctness proof · 0.0
YearPublicationVenuePosition
2019 A hybrid CPU-GPU-MIC algorithm for minimal hitting set enumeration
abstract
Summary We present a hybrid exact algorithm for the Minimal Hitting Set (MHS) Enumeration Problem for highly heterogeneous CPU‐GPU‐MIC platforms. With several techniques that permit an efficient exploitation of each architecture, low communication cost, and effective load balancing, we were able to enumerate MHSs for large instances in reasonable time, achieving good performance and scalability. We obtained speedups of up to 25.32 in comparison with using two six‐core CPUs and we also enumerated MHSs for instances with tens of thousands of variables in less than 5 hours. We also evaluated our algorithm with a real‐world driven dataset, and with a large CPU‐GPU cluster, we unprecedentedly enumerated in parallel large minimal hitting sets of this dataset in less than 8 hours. These results reinforce the statement that heterogeneous clusters of CPUs, GPUs, and MICs can be used efficiently for high‐performance computing.
Danilo Carastan-Santos, David Correa Martins Jr., Siang Wun Song, Luiz C. S. Rozante, Raphael Y. de Camargo
Concurr. Comput. Pract. Exp.3
2018 A New Efficient Parallel Algorithm for Minimum Spanning Tree
abstract
In this paper, using the BSP/CGM model, we propose a parallel algorithm and implement it on a GPGPU to obtain a minimum spanning tree of a graph. Previous works for this problem are based on the solution of the list ranking problem which, though efficient in theory, did not produce good speedups in practice. In a later work, based on the idea of computing a structure called strut, we proposed a parallel algorithm under the BSP/CGP model to obtain a minimum spanning tree without using list ranking. It is based on the construction of an auxiliary bipartite graph and uses integer sorting. In this paper, we improve that work in some aspects. The proposed algorithm does not require the computation of the bipartite graph, and the strut construction does not require the sorting algorithm. The efficiency and scalability of the proposed algorithm are verified through experimental results obtained by an implementation on GPGPU.
Jucele F. A. Vasconcellos, Edson Cáceres, Henrique Mongelli, Siang Wun Song
SBAC-PAD4
2017 Finding exact hitting set solutions for systems biology applications using heterogeneous GPU clusters
abstract
The Systems Biology field presents several complex combinatorial problems that can be in part reduced to an instance of the Hitting Set Problem (HSP), which is NP-Hard. These reduced problems often come with a large amount of data that needs to be processed, such as gene expression profiles, resulting in prohibitive computational costs for finding the exact solutions. There are some proposals to obtain exact solutions for HSP, including an approach which uses GPUs. However, such an approach is not scalable for real input sizes (thousands of variables). We propose a novel algorithm for solving HSP instances with thousands of variables by using: (i) clause sorting, which enables the efficient discarding of non-solution candidates, (ii) parallel generation and evaluation of candidate solutions through the use of GPUs, and (iii) support for multiple GPUs. To permit the execution on heterogeneous clusters, we determine the minimum kernel size that does not incur extra overhead and distribute tasks among available GPUs on demand. Our experimental results show that the combination of these techniques results in a speedup of 118.5, when using eight NVIDIA Tesla K20c in comparison with a ten-core Intel Xeon E5-2690 processor. Consequently, our algorithm can enable the usage of exact algorithms for solving the Hitting Set problem and applying it to real world problems.
Danilo Carastan-Santos, Raphael Y. de Camargo, David Correa Martins Jr., Siang Wun Song, Luiz C. S. Rozante
Future Gener. Comput. Syst.4
2015 A Multi-GPU Hitting Set Algorithm for GRNs Inference
abstract
Gene regulatory networks inference is one of the crucial problems of the Systems Biology field. It is still an open problem, mainly because of its high dimensionality (thousands of genes) with a limited number of samples (dozens), making it difficult to estimate dependencies among genes. Besides the estimation problem, another important hindrance is the inherent computational complexity of GRN inference methods. In this work, we focus on circumventing performance issues of a technique based on signal perturbations to infer gene dependencies. One of its main steps consists in solving the Hitting Set problem (HSP), which is NP-Hard. There are many proposals to obtain approximate or exact solutions to this problem. One of these proposals consists of a Graphical Processing Unit (GPU) based algorithm to obtain exact solutions to the HSP. However, such method is not scalable for real size GRNs. We propose an extension of the HSP algorithm to deal with input sets containing thousands of variables by introducing innovations in the data structures and a sorting scheme to allow efficient discarding of Hitting Set non-solution candidates. We provide an implementation for multi-core CPUs and GPU clusters. Our experimental results show that the usage of the sorting scheme brings speedups of up to 3.5 in the CPU implementation. Moreover, using a single GPU, we could obtain an additional speedup of up to 4.7, in comparison with the multithreaded CPU implementation. Finally, usage of eight GPUs from a GPU cluster brought an additional speedup of up to 6.6. Combining all techniques, speedups above 60 were obtained for the parallel part of the algorithm.
Danilo Carastan-Santos, Raphael Y. de Camargo, David Correa Martins Jr., Siang Wun Song, Luiz C. S. Rozante, Fabrizio F. Borelli
CCGRID4
2013 Finding All Maximal Contiguous Subsequences of a Sequence of Numbers in O(1) Communication Rounds
abstract
Given a sequence $(A)$ of real numbers, we wish to find a list of all nonoverlapping contiguous subsequences of $(A)$ that are maximal. A maximal subsequence $(M)$ of $(A)$ has the property that no proper subsequence of $(M)$ has a greater sum of values. Furthermore, $(M)$ may not be contained properly within any subsequence of $(A)$ with this property. This problem has several applications in Computational Biology and can be solved sequentially in linear time. We present a BSP/CGM algorithm that solves this problem using $(p)$ processors in $(O (\vert A\vert/p))$ time and $(O (\vert A\vert/p))$ space per processor. The algorithm uses a constant number of communication rounds of size at most $(O (\vert A\vert/p))$. Thus, the algorithm achieves linear speedup and is highly scalable. To our knowledge, there are no previous known parallel BSP/CGM algorithms to solve this problem.
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
IEEE Trans. Parallel Distributed Syst.3
2011 A multi-GPU algorithm for large-scale neuronal networks
abstract
Abstract Large‐scale simulations of parts of the brain using detailed neuronal models to improve our understanding of brain functions are becoming a reality with the usage of supercomputers and large clusters. However, the high acquisition and maintenance cost of these computers, including the physical space, air conditioning, and electrical power, limits the number of simulations of this kind that scientists can perform. Modern commodity graphical cards, based on the CUDA platform, contain graphical processing units (GPUs) composed of hundreds of processors that can simultaneously execute thousands of threads and thus constitute a low‐cost solution for many high‐performance computing applications. In this work, we present a CUDA algorithm that enables the execution, on multiple GPUs, of simulations of large‐scale networks composed of biologically realistic Hodgkin–Huxley neurons. The algorithm represents each neuron as a CUDA thread, which solves the set of coupled differential equations that model each neuron. Communication among neurons located in different GPUs is coordinated by the CPU. We obtained speedups of 40 for the simulation of 200k neurons that received random external input and speedups of 9 for a network with 200k neurons and 20M neuronal connections, in a single computer with two graphic boards with two GPUs each, when compared with a modern quad‐core CPU. Copyright © 2010 John Wiley & Sons, Ltd.
Raphael Y. de Camargo, Luiz C. S. Rozante, Siang Wun Song
Concurr. Comput. Pract. Exp.3
2010 Performance results of running parallel applications on the InteGrade
abstract
Abstract The InteGrade middleware intends to exploit the idle time of computing resources in computer laboratories. In this work we investigate the performance of running parallel applications with communication among processors on the InteGrade grid. As costly communication on a grid can be prohibitive, we explore the so‐called systolic or wavefront paradigm to design the parallel algorithms in which no global communication is used. To evaluate the InteGrade middleware we considered three parallel algorithms that solve the matrix chain product problem, the 0–1 Knapsack Problem, and the local sequence alignment problem, respectively. We show that these three applications running under the InteGrade middleware and MPI take slightly more time than the same applications running on a cluster with only LAM‐MPI support. The results can be considered promising and the time difference between the two is not substantial. The overhead of the InteGrade middleware is acceptable, in view of the benefits obtained to facilitate the use of grid computing by the user. These benefits include job submission, checkpointing, security, job migration, etc. Copyright © 2009 John Wiley & Sons, Ltd.
Edson Cáceres, Henrique Mongelli, L. Loureiro, Christiane Nishibe, Siang Wun Song
Concurr. Comput. Pract. Exp.5
2008 An all-substrings common subsequence algorithm
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
Discret. Appl. Math.3
2007 Efficient Representations of Row-Sorted 1-Variant Matrices for Parallel String Applications
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
ICA3PP3
2006 A BSP/CGM Algorithm for Finding All Maximal Contiguous Subsequences of a Sequence of Numbers
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
Euro-Par3
2006 A Coarse-Grained Parallel Algorithm for the All-Substrings Longest Common Subsequence Problem
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
Algorithmica3
2004 A Coarse-Grained Parallel Algorithm for Spanning Tree and Connected Components
Edson Cáceres, Frank Dehne, Henrique Mongelli, Siang Wun Song, Jayme Luiz Szwarcfiter
Euro-Par4
2004 Preface
Bruce A. Reed, Siang Wun Song, Jayme Luiz Szwarcfiter
Discret. Appl. Math.2
2003 A Parallel Wavefront Algorithm for Efficient Biological Sequence Comparison
Carlos Eduardo Rodrigues Alves, Edson Cáceres, Frank Dehne, Siang Wun Song
ICCSA (2)4
2003 Comparison of Genomes Using High-Performance Parallel Computing
abstract
Comparison of the DNA sequences and genes of two genomes can be useful to investigate the common functionalities of the corresponding organisms and get a better understanding of how the genes or groups of genes are organized and involved in several functions. We use high-performance parallel computing to compare the whole genomes of two organisms, namely Xanthomonas axonopodis pv. citri and Xanthomonas campestris pv. campestris, each with more than five million base pairs. Our purpose is two-fold. First we intend to exploit the high-performance power of a cluster of low-cost microcomputers, propose a parallel solution to this problem, and show its feasibility with implementation and performance results. Second we do additional comparisons of the two genomes by locating and compare not only the homologous genes (expressed in terms of the 20-letter amino acids) but also compare the regions or gaps (in terms of the 4-letter DNA nucleotides) between the corresponding homologous genes. We have implemented the proposed comparison strategy to compare the two genomes Xanthomonas axonopodis pv. citri (Xac) and Xanthomonas campestris pv. campestris (Xcc). The parallel platform used is a Beowulf cluster of 64 nodes consisting of low cost microcomputers. Xac has 5175554 base pairs and 4313 protein-coding genes while Xcc has 5076187 base pairs and 4182 protein-coding genes. The parallel solution is based on the dynamic programming approach and presents not only less processing time, but also better quality results as compared to approaches based on Blast and EGG.
Nalvo F. de Almeida Jr., Carlos Eduardo Rodrigues Alves, Edson Cáceres, Siang Wun Song
SBAC-PAD4
2002 A Parallel Approximation Hitting Set Algorithm for Gene Expression Analysis
abstract
With the recent DNA-microarray technology, it is possible to measure the expression levels of thousands of genes simultaneously in the same experiment. A genetic network is a model that describes how the expression level of each gene is affected by the expression levels of other genes in the network. Given the results of an experiment with n genes and m measures over time (m << n), we consider the problem of finding a subset of genes (k genes, where k < < n) that explain the expression level of a given target gene under study. We consider the coarse-grained multicomputer (CGM) model, with p processors. In this paper we first present a sequential approximation algorithm of O(m/sup 4/n) time and O(m/sup 2/n) space. The main result is a new parallel approximation algorithm that determines the k genes in O(m/sup 4/n/p) local computing time plus O(k) communication rounds, and with space requirement of O(m/sup 2/n/p). The p factor in the parallel time and space complexities indicates a good parallelization. We also show preliminary promising experimental results on a Beowulf machine. To our knowledge there are no CGM algorithms for the problem considered in this paper.
D. Ruchkys, Siang Wun Song
SBAC-PAD2
2002 Efficient Parallel Graph Algorithms for Coarse-Grained Multicomputers and BSP
Frank Dehne, Afonso Ferreira, Edson Cáceres, Siang Wun Song, Alessandro Roncato
Algorithmica4
1999 A Note on Parallel Selection on Coarse-Grained Multicomputers
E. L. G. Saukas, Siang Wun Song
Algorithmica2
1998 Efficient Selection Algorithms on Distributed Memory Computers
abstract
Consider the selection problem of determining the k th smallest element of a sequence of n elements. Under the CGM (Coarse Grained Multicomputer) model with p processors and O (n/p) local memory, we present a deterministic parallel algorithm for the selection problem that requires O(log p) communication rounds. Besides requiring a low number of communication rounds, the algorithm also attempts to minimize the total amount of data transmitted in each round (only O(p) except in the last round). The basic algorithm is then extended to solve the problem of q simultaneous selections using the same input sequence, also in O(log p) communication rounds and asymptotically same local computing time (if q = O(p) ). The simultaneous selection algorithm gives rise to a communication efficient sorting algorithm, with O(log p) communication rounds and a total of O(p2) data transmitted in each round except in the last one. In addition to showing theoretical complexities, we present very promising experimental results obtained on two parallel machines that show almost linear speedup, indicating the efficiency and scalability of the proposed algorithms. To our knowledge, this is the best deterministic CGM algorithm in the literature for the selection problem.
E. L. G. Saukas, Siang Wun Song
SC2
1997 Efficient Parallel Graph Algorithms For Coarse Grained Multicomputers and BSP
Edson Cáceres, Frank Dehne, Afonso Ferreira, Paola Flocchini, Ingo Rieping, Alessandro Roncato, Nicola Santoro, Siang Wun Song
ICALP8
1997 Embedding Hierarchical Hypercube Networks into the Hypercube
abstract
The embedding of one interconnection network into another is a very important issue in the design and analysis of parallel algorithms. Through such embeddings, the algorithms originally developed for one architecture can be directly mapped to another architecture. This paper describes a new embedding method, based on matrix transformations, for optimally embedding hierarchical hypercube networks (HHNs) into the hypercube (binary n-cube). Thus, this embedding method has practical importance in enhancing the capabilities and extending the usefulness of the hypercube, since hierarchical hypercube networks have proven to be very cost-effective for a wide range of applications.
Mounir Hamdi, Siang Wun Song
IEEE Trans. Parallel Distributed Syst.2
1995 Efficient Embeddings into the Hypercube Using Matrix Transformations
abstract
The embedding of one interconnection network into another is a very important issue in the design and analysis of parallel algorithms. Through such embeddings the algorithms originally developed for one architecture can be directly mapped to another architecture. This paper describes novel methods, based on matrix transformations, for efficiently embedding different networks into the hypercube (binary n-cube). First, we use this method to embed r-ary m-cubes into a binary n-cube of the same size with dilation 1. While our method has the same dilation as traditional methods using reflected Gray code, it has the additional property of making the layout of the binary n-cube more suitable for divide-and-conquer algorithms. Second, we use our matrix transformation method to optimally embed hierarchical interconnection networks into the binary n-cube which we would not achieve using reflected Gray code embedding. Thus, this embedding method has significant practical importance in enhancing the capabilities of the hypercube.
Mounir Hamdi, Siang Wun Song
International Conference on Supercomputing2
1993 A real-time systolic algorithm for on-the-fly hidden surface removal
abstract
Hidden surface removal for real-time realistic display of complex scenes requires intensive computation and justifies usage of parallelism to provide the needed response time. The authors present a systolic algorithm that identifies visible segments on a scanline with the "real-time" characteristic: visible segments are output on-the-fly as soon as segments are input to the systolic array. The proposed systolic architecture consists of a linear array of simple cells. The size of the systolic array is equal to the maximum number of input segments that are crossed by a vertical line. The correctness of the systolic algorithm is proven by first establishing the correctness of an initial version, which is then successfully transformed to more efficient versions, while preserving the properties for correctness.>
Tanguy Risset, Siang Wun Song
ASAP2
1992 Achieving Optimality for Gate Matrix Layout and PLA Folding: a Graph Theoretic Approach
Afonso Ferreira, Siang Wun Song
LATIN2
1992 Achieving optimality for gate matrix layout and PLA folding: a graph theoretic approach
Afonso Ferreira, Siang Wun Song
Integr.2
1992 Revisiting cycle shrinking
Yves Robert, Siang Wun Song
Parallel Comput.2
1977 An Efficient Parallel Garbage Collection System and Its Correctness Proof
abstract
An efficient system to perform garbage collection in parallel with list operations is proposed and its correctness is proven. The system consists of two independent processes sharing a common memory. One process is performed by the list processor (LP) for list processing and the other by the garbage collector (GC) for marking active nodes and collecting garbage nodes. The system is derived by using both the correctness and efficiency arguments. Assuming that memory references are indivisible the system satisfies the following properties: No critical sections are needed in the entire system. The time to perform the marking phase by the GC is independent of the size of memory, but depends only on the number of active nodes. Nodes on the free list need not be marked during the marking phase by the GC. Minimum overheads are introduced to the LP. Only two extra bits for encoding four colors are needed for each node. Efficiency results show that the parallel system is usually significantly more efficient in terms of storage and time than the sequential stack algorithm. (Author)
H. T. Kung 0001, Siang Wun Song
FOCS2